Subversion Repositories Vertical

Rev

Blame | Last modification | View Log | Download | RSS feed

  1. /* $Header: /cygwin/cvsroot/vertical/version.h,v 1.32 2003/01/02 21:37:18 mjames Exp $ */
  2. /*
  3.  * $Log: version.h,v $
  4.  * Revision 1.32  2003/01/02 21:37:18  mjames
  5.  * Experiment on creating NOT_ROUTABLE_H and NOT_ROUTABLE_L
  6.  * properties on the nets so that pin jumpers can be made without a problem.
  7.  *
  8.  * Still need to sort out pin assignments made to these not_routable nets
  9.  * which will become legal in some cases so that pullups and pulldown
  10.  * pins can be used on the FPGA.
  11.  *
  12.  * Revision 1.31  2002/12/09 10:31:50  mjames
  13.  * Corrected 2 warnings about #ident
  14.  * Added warning about "chip X1" which gets confused with component called "X1"
  15.  *
  16.  * Revision 1.30  2002/10/02 19:37:27  MJAMES
  17.  * Moved dummy functions to a separate support file.
  18.  *
  19.  * Used correct number of arguments to define_pin
  20.  *
  21.  * Revision 1.29  2002/09/18 08:52:29  mjames
  22.  * New minor version to reflect new pin renaming
  23.  *
  24.  * Revision 1.28  2002/09/09 09:50:11  mjames
  25.  * Upgraded minor version to represent pin renaming enhancements
  26.  *
  27.  * Revision 1.27  2002/08/23 14:03:16  mjames
  28.  * Version string split up so that require command is possible
  29.  *
  30.  * Revision 1.26  2002/08/06 12:52:21  mjames
  31.  * Merge in from latest version
  32.  *
  33.  * Revision 1.31  2002/08/06 08:54:25  mjames
  34.  * Udated major version number
  35.  *
  36.  * Revision 1.30  2002/04/10 14:29:09  mjames
  37.  * Moved setting debug level to cmdutil.c
  38.  *
  39.  * Amended print external command to list all net names on socket pins
  40.  * whether routed or not.
  41.  *
  42.  * Revision 1.29  2002/03/22 16:16:28  mjames
  43.  * Modifications to undo over-zealous checking of
  44.  * current chip even in incorrect scenarios.
  45.  *
  46.  * Revision 1.28  2002/03/21 17:18:15  mjames
  47.  * Added search path to vertical file opening for read
  48.  *
  49.  * Revision 1.27  2002/03/19 11:59:34  mjames
  50.  * Applying paranoid programming to the use of current_chip pointer
  51.  * as there were some address exceptions created in cases of missing
  52.  * components being instantiated in VHDL
  53.  *
  54.  * Revision 1.26  2002/03/08 14:58:57  mjames
  55.  * Edited all of the commands in the cmdexec1.c and cmdexec2.c files
  56.  * so that they can be read by doc2.pl
  57.  *
  58.  * Revision 1.25  2002/01/16 11:22:50  mjames
  59.  * database.h header file is read in first as it undefined DLL stuff irrelevant
  60.  * to HPUX
  61.  *
  62.  * Revision 1.24  2002/01/16 10:09:34  mjames
  63.  * Moved up to release 15.2a
  64.  *
  65.  * Revision 1.23  2002/01/03 16:36:09  mjames
  66.  * Method of accessing Vertical version changed to avoid
  67.  * global variable
  68.  *
  69.  * Revision 1.22  2001/12/20 13:53:51  mjames
  70.  * Update version number to 15.1
  71.  *
  72.  * Revision 1.21  2001/12/13 22:03:30  mjames
  73.  * Version upgraded to 15 in recognition of include files being
  74.  * allowed in several different Vertical  database formats.
  75.  *
  76.  * Revision 1.20  2001/11/19 10:42:25  mjames
  77.  * Merged back DTC release
  78.  *
  79.  * Revision 1.19  2001/11/09 22:16:19  mjames
  80.  * Incremented version from last released version to indicate work being
  81.  * undertaken
  82.  *
  83.  * Revision 1.18.2.3  2001/11/19 10:26:28  mjames
  84.  * Merge
  85.  *
  86.  * Revision 1.18.2.2  2001/11/19 10:25:29  mjames
  87.  * Merge
  88.  *
  89.  * Revision 1.19  2001/11/09 22:16:19  mjames
  90.  * Incremented version from last released version to indicate work being
  91.  * undertaken
  92.  *
  93.  * Revision 1.18  2001/10/31 19:53:19  mjames
  94.  * Made it version 14.5a
  95.  *
  96.  * Revision 1.17  2001/10/18 21:59:15  mjames
  97.  * Updated minor number: reflects tidying Verilog generation code
  98.  *
  99.  * Revision 1.16  2001/10/11 16:11:25  mjames
  100.  * Update version to reflect working with SWAP and Certify
  101.  *
  102.  * Revision 1.15  2001/10/10 09:54:30  mjames
  103.  * Modified command line handler to correctly recognise
  104.  * comment leaders anywhere on line, not just as first character.
  105.  *
  106.  * Revision 1.14  2001/09/25 23:16:51  mjames
  107.  * Update because  wildcard behaviour amended
  108.  *
  109.  * Revision 1.13  2001/09/21 14:25:29  mjames
  110.  * Changed to version 14 to reflect enhancements
  111.  * Skipped version 13 for some reason
  112.  *
  113.  * Revision 1.12  2001/09/13 21:05:29  mjames
  114.  * Changed version code to reflect major differences in the features of the
  115.  * code
  116.  *
  117.  * Revision 1.11  2001/08/23 21:38:39  mjames
  118.  * Added version command to list out all of the tags
  119.  *
  120.  * Revision 1.10  2001/08/23 20:45:35  mjames
  121.  * Updated minor version code to reflect changes made recently
  122.  *
  123.  * Revision 1.9  2001/07/09 10:04:34  mjames
  124.  * Placed the version string in an independent file to save time on building
  125.  * all of the variants of Vertical
  126.  *
  127.  * Revision 1.8  2001/06/22 11:09:11  mjames
  128.  * Changed minor version to .04 to reflect new extract templates comand
  129.  *
  130.  * Revision 1.7  2001/04/30 13:31:45  Administrator
  131.  * Started to add in Verilog parsing
  132.  *
  133.  * Revision 1.6  2001/03/29 22:11:21  mjames
  134.  * Version modified to 12.01 to indicate a major change in functionality
  135.  * with Verilog output . Problems now exist with the Vertical pragmas as
  136.  * they are interpreted differently or not at all....
  137.  *
  138.  * Revision 1.5  2001/03/29 22:08:56  mjames
  139.  * Modified to define the scope of set generic commands : now can be global
  140.  * or defined for a socket or a simple wildcarded list of sockets.
  141.  *
  142.  * In addition the is_FPGA property has been activated so that FPGA components
  143.  * are not listed out when used in a Verilog (.vb) file.
  144.  *
  145.  * Version raised to 11.02
  146.  *
  147.  * Revision 1.4  2001/02/21 16:37:33  mjames
  148.  * Provided a new method of defining port maps with VHDL which allows for short
  149.  * cut definitions.
  150.  *
  151.  * Cleaned up TCL/Tk interfacing issues
  152.  *
  153.  * Revision 1.3  2001/01/02 07:53:53  mjames
  154.  * Made changes to allow for interface with TCL/Tk
  155.  *
  156.  * Revision 1.2  2000/10/19 22:17:32  mjames
  157.  * Changed to PSAVAT release 10.1
  158.  *
  159.  * Revision 1.1  2000/10/12  14:27:56  14:27:56  mjames (Mike James)
  160.  * Initial revision
  161.  *
  162.  */
  163. #pragma once
  164. #include <stdio.h>
  165.  
  166. /* The entry point for a routine that lists out all of the
  167.    module versions in use in vertical */
  168.  
  169. extern void list_versions (FILE *f);
  170.