Rev 3 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 3 | Rev 7 | ||
---|---|---|---|
Line 29... | Line 29... | ||
29 | } |
29 | } |
30 | 30 | ||
31 | void initTimer(void) { |
31 | void initTimer(void) { |
32 | rccEnableTIM1(FALSE); |
32 | rccEnableTIM1(FALSE); |
33 | rccResetTIM1(); |
33 | rccResetTIM1(); |
34 | nvicEnableVector(TIM1_UP_IRQn, |
- | |
35 | CORTEX_PRIORITY_MASK(STM32_GPT_TIM1_IRQ_PRIORITY)); |
34 | nvicEnableVector(TIM1_UP_IRQn,STM32_GPT_TIM1_IRQ_PRIORITY); |
36 | //gptp->clock = STM32_TIMCLK2; |
35 | //gptp->clock = STM32_TIMCLK2; |
37 | 36 | ||
38 | TIM1->CR1 = 0; /* Initially stopped. */ |
37 | TIM1->CR1 = 0; /* Initially stopped. */ |
39 | TIM1->CR2 = TIM_CR2_CCDS; /* DMA on UE (if any). */ |
38 | TIM1->CR2 = TIM_CR2_CCDS; /* DMA on UE (if any). */ |
40 | TIM1->PSC = 72 * 3; /* Prescaler value : 3 uS tick timer . */ |
39 | TIM1->PSC = 72 * 3; /* Prescaler value : 3 uS tick timer . */ |
Line 42... | Line 41... | ||
42 | 41 | ||
43 | } |
42 | } |
44 | 43 | ||
45 | void stopTimer(void) { |
44 | void stopTimer(void) { |
46 | nvicDisableVector(TIM1_UP_IRQn); |
45 | nvicDisableVector(TIM1_UP_IRQn); |
47 | rccDisableTIM1(FALSE); |
46 | rccDisableTIM1(); |
48 | } |
47 | } |
49 | 48 | ||
50 | void startTimer(void) { |
49 | void startTimer(void) { |
51 | TIM1->ARR = 0xFFFF; /* Time constant. */ |
50 | TIM1->ARR = 0xFFFF; /* Time constant. */ |
52 | TIM1->EGR = TIM_EGR_UG; /* Update event. */ |
51 | TIM1->EGR = TIM_EGR_UG; /* Update event. */ |