Rev 2 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2 | Rev 3 | ||
---|---|---|---|
Line 1... | Line 1... | ||
1 | ;******************** (C) COPYRIGHT 2017 STMicroelectronics ******************** |
1 | ;******************** (C) COPYRIGHT 2017 STMicroelectronics ******************** |
2 | ;* File Name : startup_stm32f101x6.s |
2 | ;* File Name : startup_stm32f101x6.s |
3 | ;* Author : MCD Application Team |
3 | ;* Author : MCD Application Team |
4 | ;* Description : STM32F101x6 Devices vector table for MDK-ARM toolchain. |
4 | ;* Description : STM32F101x6 Devices vector table for MDK-ARM toolchain. |
5 | ;* This module performs: |
5 | ;* This module performs: |
6 | ;* - Set the initial SP |
6 | ;* - Set the initial SP |
7 | ;* - Set the initial PC == Reset_Handler |
7 | ;* - Set the initial PC == Reset_Handler |
8 | ;* - Set the vector table entries with the exceptions ISR address |
8 | ;* - Set the vector table entries with the exceptions ISR address |
9 | ;* - Configure the clock system |
9 | ;* - Configure the clock system |
10 | ;* - Branches to __main in the C library (which eventually |
10 | ;* - Branches to __main in the C library (which eventually |
11 | ;* calls main()). |
11 | ;* calls main()). |
12 | ;* After Reset the Cortex-M3 processor is in Thread mode, |
12 | ;* After Reset the Cortex-M3 processor is in Thread mode, |
13 | ;* priority is Privileged, and the Stack is set to Main. |
13 | ;* priority is Privileged, and the Stack is set to Main. |
14 | ;****************************************************************************** |
14 | ;****************************************************************************** |
15 | ;* @attention |
15 | ;* @attention |
16 | ;* |
16 | ;* |
17 | ;* Copyright (c) 2017 STMicroelectronics. |
17 | ;* Copyright (c) 2017-2021 STMicroelectronics. |
18 | ;* All rights reserved. |
18 | ;* All rights reserved. |
19 | ;* |
19 | ;* |
20 | ;* This software component is licensed by ST under BSD 3-Clause license, |
20 | ;* This software is licensed under terms that can be found in the LICENSE file |
21 | ;* the "License"; You may not use this file except in compliance with the |
21 | ;* in the root directory of this software component. |
22 | ;* License. You may obtain a copy of the License at: |
22 | ;* If no LICENSE file comes with this software, it is provided AS-IS. |
23 | ;* opensource.org/licenses/BSD-3-Clause |
23 | ;* |
24 | ;* |
24 | ;****************************************************************************** |
25 | ;****************************************************************************** |
25 | |
26 | 26 | ; Amount of memory (in bytes) allocated for Stack |
|
27 | ; Amount of memory (in bytes) allocated for Stack |
27 | ; Tailor this value to your application needs |
28 | ; Tailor this value to your application needs |
28 | ; <h> Stack Configuration |
29 | ; <h> Stack Configuration |
29 | ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> |
30 | ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> |
30 | ; </h> |
31 | ; </h> |
31 | |
32 | 32 | Stack_Size EQU 0x00000400 |
|
33 | Stack_Size EQU 0x00000400 |
33 | |
34 | 34 | AREA STACK, NOINIT, READWRITE, ALIGN=3 |
|
35 | AREA STACK, NOINIT, READWRITE, ALIGN=3 |
35 | Stack_Mem SPACE Stack_Size |
36 | Stack_Mem SPACE Stack_Size |
36 | __initial_sp |
37 | __initial_sp |
37 | |
38 | 38 | ||
39 | 39 | ; <h> Heap Configuration |
|
40 | ; <h> Heap Configuration |
40 | ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> |
41 | ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> |
41 | ; </h> |
42 | ; </h> |
42 | |
43 | 43 | Heap_Size EQU 0x00000200 |
|
44 | Heap_Size EQU 0x00000200 |
44 | |
45 | 45 | AREA HEAP, NOINIT, READWRITE, ALIGN=3 |
|
46 | AREA HEAP, NOINIT, READWRITE, ALIGN=3 |
46 | __heap_base |
47 | __heap_base |
47 | Heap_Mem SPACE Heap_Size |
48 | Heap_Mem SPACE Heap_Size |
48 | __heap_limit |
49 | __heap_limit |
49 | |
50 | 50 | PRESERVE8 |
|
51 | PRESERVE8 |
51 | THUMB |
52 | THUMB |
52 | |
53 | 53 | ||
54 | 54 | ; Vector Table Mapped to Address 0 at Reset |
|
55 | ; Vector Table Mapped to Address 0 at Reset |
55 | AREA RESET, DATA, READONLY |
56 | AREA RESET, DATA, READONLY |
56 | EXPORT __Vectors |
57 | EXPORT __Vectors |
57 | EXPORT __Vectors_End |
58 | EXPORT __Vectors_End |
58 | EXPORT __Vectors_Size |
59 | EXPORT __Vectors_Size |
59 | |
60 | 60 | __Vectors DCD __initial_sp ; Top of Stack |
|
61 | __Vectors DCD __initial_sp ; Top of Stack |
61 | DCD Reset_Handler ; Reset Handler |
62 | DCD Reset_Handler ; Reset Handler |
62 | DCD NMI_Handler ; NMI Handler |
63 | DCD NMI_Handler ; NMI Handler |
63 | DCD HardFault_Handler ; Hard Fault Handler |
64 | DCD HardFault_Handler ; Hard Fault Handler |
64 | DCD MemManage_Handler ; MPU Fault Handler |
65 | DCD MemManage_Handler ; MPU Fault Handler |
65 | DCD BusFault_Handler ; Bus Fault Handler |
66 | DCD BusFault_Handler ; Bus Fault Handler |
66 | DCD UsageFault_Handler ; Usage Fault Handler |
67 | DCD UsageFault_Handler ; Usage Fault Handler |
67 | DCD 0 ; Reserved |
68 | DCD 0 ; Reserved |
68 | DCD 0 ; Reserved |
69 | DCD 0 ; Reserved |
69 | DCD 0 ; Reserved |
70 | DCD 0 ; Reserved |
70 | DCD 0 ; Reserved |
71 | DCD 0 ; Reserved |
71 | DCD SVC_Handler ; SVCall Handler |
72 | DCD SVC_Handler ; SVCall Handler |
72 | DCD DebugMon_Handler ; Debug Monitor Handler |
73 | DCD DebugMon_Handler ; Debug Monitor Handler |
73 | DCD 0 ; Reserved |
74 | DCD 0 ; Reserved |
74 | DCD PendSV_Handler ; PendSV Handler |
75 | DCD PendSV_Handler ; PendSV Handler |
75 | DCD SysTick_Handler ; SysTick Handler |
76 | DCD SysTick_Handler ; SysTick Handler |
76 | |
77 | 77 | ; External Interrupts |
|
78 | ; External Interrupts |
78 | DCD WWDG_IRQHandler ; Window Watchdog |
79 | DCD WWDG_IRQHandler ; Window Watchdog |
79 | DCD PVD_IRQHandler ; PVD through EXTI Line detect |
80 | DCD PVD_IRQHandler ; PVD through EXTI Line detect |
80 | DCD TAMPER_IRQHandler ; Tamper |
81 | DCD TAMPER_IRQHandler ; Tamper |
81 | DCD RTC_IRQHandler ; RTC |
82 | DCD RTC_IRQHandler ; RTC |
82 | DCD FLASH_IRQHandler ; Flash |
83 | DCD FLASH_IRQHandler ; Flash |
83 | DCD RCC_IRQHandler ; RCC |
84 | DCD RCC_IRQHandler ; RCC |
84 | DCD EXTI0_IRQHandler ; EXTI Line 0 |
85 | DCD EXTI0_IRQHandler ; EXTI Line 0 |
85 | DCD EXTI1_IRQHandler ; EXTI Line 1 |
86 | DCD EXTI1_IRQHandler ; EXTI Line 1 |
86 | DCD EXTI2_IRQHandler ; EXTI Line 2 |
87 | DCD EXTI2_IRQHandler ; EXTI Line 2 |
87 | DCD EXTI3_IRQHandler ; EXTI Line 3 |
88 | DCD EXTI3_IRQHandler ; EXTI Line 3 |
88 | DCD EXTI4_IRQHandler ; EXTI Line 4 |
89 | DCD EXTI4_IRQHandler ; EXTI Line 4 |
89 | DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 |
90 | DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 |
90 | DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 |
91 | DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 |
91 | DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 |
92 | DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 |
92 | DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 |
93 | DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 |
93 | DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 |
94 | DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 |
94 | DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 |
95 | DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 |
95 | DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 |
96 | DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 |
96 | DCD ADC1_IRQHandler ; ADC1 |
97 | DCD ADC1_IRQHandler ; ADC1 |
97 | DCD 0 ; Reserved |
98 | DCD 0 ; Reserved |
98 | DCD 0 ; Reserved |
99 | DCD 0 ; Reserved |
99 | DCD 0 ; Reserved |
100 | DCD 0 ; Reserved |
100 | DCD 0 ; Reserved |
101 | DCD 0 ; Reserved |
101 | DCD EXTI9_5_IRQHandler ; EXTI Line 9..5 |
102 | DCD EXTI9_5_IRQHandler ; EXTI Line 9..5 |
102 | DCD 0 ; Reserved |
103 | DCD 0 ; Reserved |
103 | DCD 0 ; Reserved |
104 | DCD 0 ; Reserved |
104 | DCD 0 ; Reserved |
105 | DCD 0 ; Reserved |
105 | DCD 0 ; Reserved |
106 | DCD 0 ; Reserved |
106 | DCD TIM2_IRQHandler ; TIM2 |
107 | DCD TIM2_IRQHandler ; TIM2 |
107 | DCD TIM3_IRQHandler ; TIM3 |
108 | DCD TIM3_IRQHandler ; TIM3 |
108 | DCD 0 ; Reserved |
109 | DCD 0 ; Reserved |
109 | DCD I2C1_EV_IRQHandler ; I2C1 Event |
110 | DCD I2C1_EV_IRQHandler ; I2C1 Event |
110 | DCD I2C1_ER_IRQHandler ; I2C1 Error |
111 | DCD I2C1_ER_IRQHandler ; I2C1 Error |
111 | DCD 0 ; Reserved |
112 | DCD 0 ; Reserved |
112 | DCD 0 ; Reserved |
113 | DCD 0 ; Reserved |
113 | DCD SPI1_IRQHandler ; SPI1 |
114 | DCD SPI1_IRQHandler ; SPI1 |
114 | DCD 0 ; Reserved |
115 | DCD 0 ; Reserved |
115 | DCD USART1_IRQHandler ; USART1 |
116 | DCD USART1_IRQHandler ; USART1 |
116 | DCD USART2_IRQHandler ; USART2 |
117 | DCD USART2_IRQHandler ; USART2 |
117 | DCD 0 ; Reserved |
118 | DCD 0 ; Reserved |
118 | DCD EXTI15_10_IRQHandler ; EXTI Line 15..10 |
119 | DCD EXTI15_10_IRQHandler ; EXTI Line 15..10 |
119 | DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line |
120 | DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line |
120 | __Vectors_End |
121 | __Vectors_End |
121 | |
122 | 122 | __Vectors_Size EQU __Vectors_End - __Vectors |
|
123 | __Vectors_Size EQU __Vectors_End - __Vectors |
123 | |
124 | 124 | AREA |.text|, CODE, READONLY |
|
125 | AREA |.text|, CODE, READONLY |
125 | |
126 | 126 | ; Reset handler routine |
|
127 | ; Reset handler routine |
127 | Reset_Handler PROC |
128 | Reset_Handler PROC |
128 | EXPORT Reset_Handler [WEAK] |
129 | EXPORT Reset_Handler [WEAK] |
129 | IMPORT __main |
130 | IMPORT __main |
130 | IMPORT SystemInit |
131 | IMPORT SystemInit |
131 | LDR R0, =SystemInit |
132 | LDR R0, =SystemInit |
132 | BLX R0 |
133 | BLX R0 |
133 | LDR R0, =__main |
134 | LDR R0, =__main |
134 | BX R0 |
135 | BX R0 |
135 | ENDP |
136 | ENDP |
136 | |
137 | 137 | ; Dummy Exception Handlers (infinite loops which can be modified) |
|
138 | ; Dummy Exception Handlers (infinite loops which can be modified) |
138 | |
139 | 139 | NMI_Handler PROC |
|
140 | NMI_Handler PROC |
140 | EXPORT NMI_Handler [WEAK] |
141 | EXPORT NMI_Handler [WEAK] |
141 | B . |
142 | B . |
142 | ENDP |
143 | ENDP |
143 | HardFault_Handler\ |
144 | HardFault_Handler\ |
144 | PROC |
145 | PROC |
145 | EXPORT HardFault_Handler [WEAK] |
146 | EXPORT HardFault_Handler [WEAK] |
146 | B . |
147 | B . |
147 | ENDP |
148 | ENDP |
148 | MemManage_Handler\ |
149 | MemManage_Handler\ |
149 | PROC |
150 | PROC |
150 | EXPORT MemManage_Handler [WEAK] |
151 | EXPORT MemManage_Handler [WEAK] |
151 | B . |
152 | B . |
152 | ENDP |
153 | ENDP |
153 | BusFault_Handler\ |
154 | BusFault_Handler\ |
154 | PROC |
155 | PROC |
155 | EXPORT BusFault_Handler [WEAK] |
156 | EXPORT BusFault_Handler [WEAK] |
156 | B . |
157 | B . |
157 | ENDP |
158 | ENDP |
158 | UsageFault_Handler\ |
159 | UsageFault_Handler\ |
159 | PROC |
160 | PROC |
160 | EXPORT UsageFault_Handler [WEAK] |
161 | EXPORT UsageFault_Handler [WEAK] |
161 | B . |
162 | B . |
162 | ENDP |
163 | ENDP |
163 | SVC_Handler PROC |
164 | SVC_Handler PROC |
164 | EXPORT SVC_Handler [WEAK] |
165 | EXPORT SVC_Handler [WEAK] |
165 | B . |
166 | B . |
166 | ENDP |
167 | ENDP |
167 | DebugMon_Handler\ |
168 | DebugMon_Handler\ |
168 | PROC |
169 | PROC |
169 | EXPORT DebugMon_Handler [WEAK] |
170 | EXPORT DebugMon_Handler [WEAK] |
170 | B . |
171 | B . |
171 | ENDP |
172 | ENDP |
172 | PendSV_Handler PROC |
173 | PendSV_Handler PROC |
173 | EXPORT PendSV_Handler [WEAK] |
174 | EXPORT PendSV_Handler [WEAK] |
174 | B . |
175 | B . |
175 | ENDP |
176 | ENDP |
176 | SysTick_Handler PROC |
177 | SysTick_Handler PROC |
177 | EXPORT SysTick_Handler [WEAK] |
178 | EXPORT SysTick_Handler [WEAK] |
178 | B . |
179 | B . |
179 | ENDP |
180 | ENDP |
180 | |
181 | 181 | Default_Handler PROC |
|
182 | Default_Handler PROC |
182 | |
183 | 183 | EXPORT WWDG_IRQHandler [WEAK] |
|
184 | EXPORT WWDG_IRQHandler [WEAK] |
184 | EXPORT PVD_IRQHandler [WEAK] |
185 | EXPORT PVD_IRQHandler [WEAK] |
185 | EXPORT TAMPER_IRQHandler [WEAK] |
186 | EXPORT TAMPER_IRQHandler [WEAK] |
186 | EXPORT RTC_IRQHandler [WEAK] |
187 | EXPORT RTC_IRQHandler [WEAK] |
187 | EXPORT FLASH_IRQHandler [WEAK] |
188 | EXPORT FLASH_IRQHandler [WEAK] |
188 | EXPORT RCC_IRQHandler [WEAK] |
189 | EXPORT RCC_IRQHandler [WEAK] |
189 | EXPORT EXTI0_IRQHandler [WEAK] |
190 | EXPORT EXTI0_IRQHandler [WEAK] |
190 | EXPORT EXTI1_IRQHandler [WEAK] |
191 | EXPORT EXTI1_IRQHandler [WEAK] |
191 | EXPORT EXTI2_IRQHandler [WEAK] |
192 | EXPORT EXTI2_IRQHandler [WEAK] |
192 | EXPORT EXTI3_IRQHandler [WEAK] |
193 | EXPORT EXTI3_IRQHandler [WEAK] |
193 | EXPORT EXTI4_IRQHandler [WEAK] |
194 | EXPORT EXTI4_IRQHandler [WEAK] |
194 | EXPORT DMA1_Channel1_IRQHandler [WEAK] |
195 | EXPORT DMA1_Channel1_IRQHandler [WEAK] |
195 | EXPORT DMA1_Channel2_IRQHandler [WEAK] |
196 | EXPORT DMA1_Channel2_IRQHandler [WEAK] |
196 | EXPORT DMA1_Channel3_IRQHandler [WEAK] |
197 | EXPORT DMA1_Channel3_IRQHandler [WEAK] |
197 | EXPORT DMA1_Channel4_IRQHandler [WEAK] |
198 | EXPORT DMA1_Channel4_IRQHandler [WEAK] |
198 | EXPORT DMA1_Channel5_IRQHandler [WEAK] |
199 | EXPORT DMA1_Channel5_IRQHandler [WEAK] |
199 | EXPORT DMA1_Channel6_IRQHandler [WEAK] |
200 | EXPORT DMA1_Channel6_IRQHandler [WEAK] |
200 | EXPORT DMA1_Channel7_IRQHandler [WEAK] |
201 | EXPORT DMA1_Channel7_IRQHandler [WEAK] |
201 | EXPORT ADC1_IRQHandler [WEAK] |
202 | EXPORT ADC1_IRQHandler [WEAK] |
202 | EXPORT EXTI9_5_IRQHandler [WEAK] |
203 | EXPORT EXTI9_5_IRQHandler [WEAK] |
203 | EXPORT TIM2_IRQHandler [WEAK] |
204 | EXPORT TIM2_IRQHandler [WEAK] |
204 | EXPORT TIM3_IRQHandler [WEAK] |
205 | EXPORT TIM3_IRQHandler [WEAK] |
205 | EXPORT I2C1_EV_IRQHandler [WEAK] |
206 | EXPORT I2C1_EV_IRQHandler [WEAK] |
206 | EXPORT I2C1_ER_IRQHandler [WEAK] |
207 | EXPORT I2C1_ER_IRQHandler [WEAK] |
207 | EXPORT SPI1_IRQHandler [WEAK] |
208 | EXPORT SPI1_IRQHandler [WEAK] |
208 | EXPORT USART1_IRQHandler [WEAK] |
209 | EXPORT USART1_IRQHandler [WEAK] |
209 | EXPORT USART2_IRQHandler [WEAK] |
210 | EXPORT USART2_IRQHandler [WEAK] |
210 | EXPORT EXTI15_10_IRQHandler [WEAK] |
211 | EXPORT EXTI15_10_IRQHandler [WEAK] |
211 | EXPORT RTC_Alarm_IRQHandler [WEAK] |
212 | EXPORT RTC_Alarm_IRQHandler [WEAK] |
212 | |
213 | 213 | WWDG_IRQHandler |
|
214 | WWDG_IRQHandler |
214 | PVD_IRQHandler |
215 | PVD_IRQHandler |
215 | TAMPER_IRQHandler |
216 | TAMPER_IRQHandler |
216 | RTC_IRQHandler |
217 | RTC_IRQHandler |
217 | FLASH_IRQHandler |
218 | FLASH_IRQHandler |
218 | RCC_IRQHandler |
219 | RCC_IRQHandler |
219 | EXTI0_IRQHandler |
220 | EXTI0_IRQHandler |
220 | EXTI1_IRQHandler |
221 | EXTI1_IRQHandler |
221 | EXTI2_IRQHandler |
222 | EXTI2_IRQHandler |
222 | EXTI3_IRQHandler |
223 | EXTI3_IRQHandler |
223 | EXTI4_IRQHandler |
224 | EXTI4_IRQHandler |
224 | DMA1_Channel1_IRQHandler |
225 | DMA1_Channel1_IRQHandler |
225 | DMA1_Channel2_IRQHandler |
226 | DMA1_Channel2_IRQHandler |
226 | DMA1_Channel3_IRQHandler |
227 | DMA1_Channel3_IRQHandler |
227 | DMA1_Channel4_IRQHandler |
228 | DMA1_Channel4_IRQHandler |
228 | DMA1_Channel5_IRQHandler |
229 | DMA1_Channel5_IRQHandler |
229 | DMA1_Channel6_IRQHandler |
230 | DMA1_Channel6_IRQHandler |
230 | DMA1_Channel7_IRQHandler |
231 | DMA1_Channel7_IRQHandler |
231 | ADC1_IRQHandler |
232 | ADC1_IRQHandler |
232 | EXTI9_5_IRQHandler |
233 | EXTI9_5_IRQHandler |
233 | TIM2_IRQHandler |
234 | TIM2_IRQHandler |
234 | TIM3_IRQHandler |
235 | TIM3_IRQHandler |
235 | I2C1_EV_IRQHandler |
236 | I2C1_EV_IRQHandler |
236 | I2C1_ER_IRQHandler |
237 | I2C1_ER_IRQHandler |
237 | SPI1_IRQHandler |
238 | SPI1_IRQHandler |
238 | USART1_IRQHandler |
239 | USART1_IRQHandler |
239 | USART2_IRQHandler |
240 | USART2_IRQHandler |
240 | EXTI15_10_IRQHandler |
241 | EXTI15_10_IRQHandler |
241 | RTC_Alarm_IRQHandler |
242 | RTC_Alarm_IRQHandler |
242 | |
243 | 243 | B . |
|
244 | B . |
244 | |
245 | 245 | ENDP |
|
246 | ENDP |
246 | |
247 | 247 | ALIGN |
|
248 | ALIGN |
248 | |
249 | 249 | ;******************************************************************************* |
|
250 | ;******************************************************************************* |
250 | ; User Stack and Heap initialization |
251 | ; User Stack and Heap initialization |
251 | ;******************************************************************************* |
252 | ;******************************************************************************* |
252 | IF :DEF:__MICROLIB |
253 | IF :DEF:__MICROLIB |
253 | |
254 | 254 | EXPORT __initial_sp |
|
255 | EXPORT __initial_sp |
255 | EXPORT __heap_base |
256 | EXPORT __heap_base |
256 | EXPORT __heap_limit |
257 | EXPORT __heap_limit |
257 | |
258 | 258 | ELSE |
|
259 | ELSE |
259 | |
260 | 260 | IMPORT __use_two_region_memory |
|
261 | IMPORT __use_two_region_memory |
261 | EXPORT __user_initial_stackheap |
262 | EXPORT __user_initial_stackheap |
262 | |
263 | 263 | __user_initial_stackheap |
|
264 | __user_initial_stackheap |
264 | |
265 | 265 | LDR R0, = Heap_Mem |
|
266 | LDR R0, = Heap_Mem |
266 | LDR R1, =(Stack_Mem + Stack_Size) |
267 | LDR R1, =(Stack_Mem + Stack_Size) |
267 | LDR R2, = (Heap_Mem + Heap_Size) |
268 | LDR R2, = (Heap_Mem + Heap_Size) |
268 | LDR R3, = Stack_Mem |
269 | LDR R3, = Stack_Mem |
269 | BX LR |
270 | BX LR |
270 | |
271 | 271 | ALIGN |
|
272 | ALIGN |
272 | |
273 | 273 | ENDIF |
|
274 | ENDIF |
274 | |
275 | 275 | END |
|
276 | END |
276 | |
277 | - | ||
278 | ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** |
- |