Subversion Repositories EngineBay2

/**

  ******************************************************************************

  * @file    stm32l1xx_hal_adc.c

  * @author  MCD Application Team

  * @version V1.2.0

  * @date    01-July-2016

  * @brief   This file provides firmware functions to manage the following

  *          functionalities of the Analog to Digital Convertor (ADC)

  *          peripheral:

  *           + Initialization and de-initialization functions

  *             ++ Initialization and Configuration of ADC

  *           + Operation functions

  *             ++ Start, stop, get result of conversions of regular

  *                group, using 3 possible modes: polling, interruption or DMA.

  *           + Control functions

  *             ++ Channels configuration on regular group

  *             ++ Channels configuration on injected group

  *             ++ Analog Watchdog configuration

  *           + State functions

  *             ++ ADC state machine management

  *             ++ Interrupts and flags management

  *          Other functions (extended functions) are available in file

  *          "stm32l1xx_hal_adc_ex.c".

  *

  @verbatim

  ==============================================================================

                     ##### ADC peripheral features #####

  ==============================================================================

  [..]

  (+) 12-bit, 10-bit, 8-bit or 6-bit configurable resolution

  (+) Interrupt generation at the end of regular conversion, end of injected

      conversion, and in case of analog watchdog or overrun events.

  (+) Single and continuous conversion modes.

  (+) Scan mode for conversion of several channels sequentially.

  (+) Data alignment with in-built data coherency.

  (+) Programmable sampling time (channel wise)

  (+) ADC conversion of regular group and injected group.

  (+) External trigger (timer or EXTI) with configurable polarity

      for both regular and injected groups.

  (+) DMA request generation for transfer of conversions data of regular group.

  (+) ADC offset on injected channels

  (+) ADC supply requirements: 2.4 V to 3.6 V at full speed and down to 1.8 V at

      slower speed.

  (+) ADC input range: from Vref- (connected to Vssa) to Vref+ (connected to

      Vdda or to an external voltage reference).

                     ##### How to use this driver #####

  ==============================================================================

    [..]

     *** Configuration of top level parameters related to ADC ***

     ============================================================

     [..]

    (#) Enable the ADC interface

      (++) As prerequisite, ADC clock must be configured at RCC top level.

           Caution: On STM32L1, ADC clock frequency max is 16MHz (refer

                    to device datasheet).

                    Therefore, ADC clock prescaler must be configured in

                    function of ADC clock source frequency to remain below

                    this maximum frequency.

        (++) Two clock settings are mandatory:

             (+++) ADC clock (core clock).

             (+++) ADC clock (conversions clock).

                   Only one possible clock source: derived from HSI RC 16MHz oscillator

                   (HSI).

                   ADC is connected directly to HSI RC 16MHz oscillator.

                   Therefore, RCC PLL setting has no impact on ADC.

                   PLL can be disabled (".PLL.PLLState = RCC_PLL_NONE") or

                   enabled with HSI16 as clock source

                   (".PLL.PLLSource = RCC_PLLSOURCE_HSI") to be used as device

                   main clock source SYSCLK.

                   The only mandatory setting is ".HSIState = RCC_HSI_ON"

             (+++) Example:

                   Into HAL_ADC_MspInit() (recommended code location) or with

                   other device clock parameters configuration:

               (+++) __HAL_RCC_ADC1_CLK_ENABLE();

               (+++) HAL_RCC_GetOscConfig(&RCC_OscInitStructure);

               (+++) RCC_OscInitStructure.OscillatorType = (... | RCC_OSCILLATORTYPE_HSI);

               (+++) RCC_OscInitStructure.HSIState = RCC_HSI_ON;

               (+++) RCC_OscInitStructure.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;

               (+++) RCC_OscInitStructure.PLL.PLLState = RCC_PLL_NONE;

               (+++) RCC_OscInitStructure.PLL.PLLSource = ...

               (+++) RCC_OscInitStructure.PLL...

               (+++) HAL_RCC_OscConfig(&RCC_OscInitStructure);

        (++) ADC clock prescaler is configured at ADC level with

             parameter "ClockPrescaler" using function HAL_ADC_Init().

    (#) ADC pins configuration

         (++) Enable the clock for the ADC GPIOs

              using macro __HAL_RCC_GPIOx_CLK_ENABLE()

         (++) Configure these ADC pins in analog mode

              using function HAL_GPIO_Init()

    (#) Optionally, in case of usage of ADC with interruptions:

         (++) Configure the NVIC for ADC

              using function HAL_NVIC_EnableIRQ(ADCx_IRQn)

         (++) Insert the ADC interruption handler function HAL_ADC_IRQHandler()

              into the function of corresponding ADC interruption vector

              ADCx_IRQHandler().

    (#) Optionally, in case of usage of DMA:

         (++) Configure the DMA (DMA channel, mode normal or circular, ...)

              using function HAL_DMA_Init().

         (++) Configure the NVIC for DMA

              using function HAL_NVIC_EnableIRQ(DMAx_Channelx_IRQn)

         (++) Insert the ADC interruption handler function HAL_ADC_IRQHandler()

              into the function of corresponding DMA interruption vector

              DMAx_Channelx_IRQHandler().

     *** Configuration of ADC, groups regular/injected, channels parameters ***

     ==========================================================================

     [..]

    (#) Configure the ADC parameters (resolution, data alignment, ...)

        and regular group parameters (conversion trigger, sequencer, ...)

        using function HAL_ADC_Init().

    (#) Configure the channels for regular group parameters (channel number,

        channel rank into sequencer, ..., into regular group)

        using function HAL_ADC_ConfigChannel().

    (#) Optionally, configure the injected group parameters (conversion trigger,

        sequencer, ..., of injected group)

        and the channels for injected group parameters (channel number,

        channel rank into sequencer, ..., into injected group)

        using function HAL_ADCEx_InjectedConfigChannel().

    (#) Optionally, configure the analog watchdog parameters (channels

        monitored, thresholds, ...)

        using function HAL_ADC_AnalogWDGConfig().

    (#) Optionally, for devices with several ADC instances: configure the

        multimode parameters

        using function HAL_ADCEx_MultiModeConfigChannel().

     *** Execution of ADC conversions ***

     ====================================

     [..]

    (#) ADC driver can be used among three modes: polling, interruption,

        transfer by DMA.

        (++) ADC conversion by polling:

          (+++) Activate the ADC peripheral and start conversions

                using function HAL_ADC_Start()

          (+++) Wait for ADC conversion completion

                using function HAL_ADC_PollForConversion()

                (or for injected group: HAL_ADCEx_InjectedPollForConversion() )

          (+++) Retrieve conversion results

                using function HAL_ADC_GetValue()

                (or for injected group: HAL_ADCEx_InjectedGetValue() )

          (+++) Stop conversion and disable the ADC peripheral

                using function HAL_ADC_Stop()

        (++) ADC conversion by interruption:

          (+++) Activate the ADC peripheral and start conversions

                using function HAL_ADC_Start_IT()

          (+++) Wait for ADC conversion completion by call of function

                HAL_ADC_ConvCpltCallback()

                (this function must be implemented in user program)

                (or for injected group: HAL_ADCEx_InjectedConvCpltCallback() )

          (+++) Retrieve conversion results

                using function HAL_ADC_GetValue()

                (or for injected group: HAL_ADCEx_InjectedGetValue() )

          (+++) Stop conversion and disable the ADC peripheral

                using function HAL_ADC_Stop_IT()

        (++) ADC conversion with transfer by DMA:

          (+++) Activate the ADC peripheral and start conversions

                using function HAL_ADC_Start_DMA()

          (+++) Wait for ADC conversion completion by call of function

                HAL_ADC_ConvCpltCallback() or HAL_ADC_ConvHalfCpltCallback()

                (these functions must be implemented in user program)

          (+++) Conversion results are automatically transferred by DMA into

                destination variable address.

          (+++) Stop conversion and disable the ADC peripheral

                using function HAL_ADC_Stop_DMA()

        (++) For devices with several ADCs: ADC multimode conversion

             with transfer by DMA:

          (+++) Activate the ADC peripheral (slave) and start conversions

                using function HAL_ADC_Start()

          (+++) Activate the ADC peripheral (master) and start conversions

                using function HAL_ADCEx_MultiModeStart_DMA()

          (+++) Wait for ADC conversion completion by call of function

                HAL_ADC_ConvCpltCallback() or HAL_ADC_ConvHalfCpltCallback()

                (these functions must be implemented in user program)

          (+++) Conversion results are automatically transferred by DMA into

                destination variable address.

          (+++) Stop conversion and disable the ADC peripheral (master)

                using function HAL_ADCEx_MultiModeStop_DMA()

          (+++) Stop conversion and disable the ADC peripheral (slave)

                using function HAL_ADC_Stop_IT()

     [..]

    (@) Callback functions must be implemented in user program:

      (+@) HAL_ADC_ErrorCallback()

      (+@) HAL_ADC_LevelOutOfWindowCallback() (callback of analog watchdog)

      (+@) HAL_ADC_ConvCpltCallback()

      (+@) HAL_ADC_ConvHalfCpltCallback

      (+@) HAL_ADCEx_InjectedConvCpltCallback()

     *** Deinitialization of ADC ***

     ============================================================

     [..]

    (#) Disable the ADC interface

      (++) ADC clock can be hard reset and disabled at RCC top level.

        (++) Hard reset of ADC peripherals

             using macro __ADCx_FORCE_RESET(), __ADCx_RELEASE_RESET().

        (++) ADC clock disable

             using the equivalent macro/functions as configuration step.

             (+++) Example:

                   Into HAL_ADC_MspDeInit() (recommended code location) or with

                   other device clock parameters configuration:

               (+++) HAL_RCC_GetOscConfig(&RCC_OscInitStructure);

               (+++) RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSI;

               (+++) RCC_OscInitStructure.HSIState = RCC_HSI_OFF; (if not used for system clock)

               (+++) HAL_RCC_OscConfig(&RCC_OscInitStructure);

    (#) ADC pins configuration

         (++) Disable the clock for the ADC GPIOs

              using macro __HAL_RCC_GPIOx_CLK_DISABLE()

    (#) Optionally, in case of usage of ADC with interruptions:

         (++) Disable the NVIC for ADC

              using function HAL_NVIC_EnableIRQ(ADCx_IRQn)

    (#) Optionally, in case of usage of DMA:

         (++) Deinitialize the DMA

              using function HAL_DMA_Init().

         (++) Disable the NVIC for DMA

              using function HAL_NVIC_EnableIRQ(DMAx_Channelx_IRQn)

    [..]

    @endverbatim

  ******************************************************************************

  * @attention

  *

  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>

  *

  * Redistribution and use in source and binary forms, with or without modification,

  * are permitted provided that the following conditions are met:

  *   1. Redistributions of source code must retain the above copyright notice,

  *      this list of conditions and the following disclaimer.

  *   2. Redistributions in binary form must reproduce the above copyright notice,

  *      this list of conditions and the following disclaimer in the documentation

  *      and/or other materials provided with the distribution.

  *   3. Neither the name of STMicroelectronics nor the names of its contributors

  *      may be used to endorse or promote products derived from this software

  *      without specific prior written permission.

  *

  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE

  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL

  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR

  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER

  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,

  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

  *

  ******************************************************************************  

  */

/* Includes ------------------------------------------------------------------*/

#include "stm32l1xx_hal.h"

/** @addtogroup STM32L1xx_HAL_Driver

  * @{

  */

/** @defgroup ADC ADC

  * @brief ADC HAL module driver

  * @{

  */

#ifdef HAL_ADC_MODULE_ENABLED

/* Private typedef -----------------------------------------------------------*/

/* Private define ------------------------------------------------------------*/

/** @defgroup ADC_Private_Constants ADC Private Constants

  * @{

  */

  /* Timeout values for ADC enable and disable settling time.                 */

  /* Values defined to be higher than worst cases: low clocks freq,           */

  /* maximum prescaler.                                                       */

  /* Ex of profile low frequency : Clock source at 0.1 MHz, ADC clock         */

  /* prescaler 4, sampling time 7.5 ADC clock cycles, resolution 12 bits.     */

  /* Unit: ms                                                                 */

  #define ADC_ENABLE_TIMEOUT              ((uint32_t) 2)

  #define ADC_DISABLE_TIMEOUT             ((uint32_t) 2)

  /* Delay for ADC stabilization time.                                        */

  /* Maximum delay is 1us (refer to device datasheet, parameter tSTAB).       */

  /* Unit: us                                                                 */

  #define ADC_STAB_DELAY_US               ((uint32_t) 3)

  /* Delay for temperature sensor stabilization time.                         */

  /* Maximum delay is 10us (refer to device datasheet, parameter tSTART).     */

  /* Unit: us                                                                 */

  #define ADC_TEMPSENSOR_DELAY_US         ((uint32_t) 10)

/**

  * @}

  */

/* Private macro -------------------------------------------------------------*/

/* Private variables ---------------------------------------------------------*/

/* Private function prototypes -----------------------------------------------*/

/** @defgroup ADC_Private_Functions ADC Private Functions

  * @{

  */

static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma);

static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma);

static void ADC_DMAError(DMA_HandleTypeDef *hdma);

/**

  * @}

  */

/* Exported functions --------------------------------------------------------*/

/** @defgroup ADC_Exported_Functions ADC Exported Functions

  * @{

  */

/** @defgroup ADC_Exported_Functions_Group1 ADC Initialization/de-initialization functions

  * @brief    ADC Initialization and Configuration functions

  *

@verbatim    

 ===============================================================================

              ##### Initialization and de-initialization functions #####

 ===============================================================================

    [..]  This section provides functions allowing to:

      (+) Initialize and configure the ADC.

      (+) De-initialize the ADC.

@endverbatim

  * @{

  */

/**

  * @brief  Initializes the ADC peripheral and regular group according to  

  *         parameters specified in structure "ADC_InitTypeDef".

  * @note   As prerequisite, ADC clock must be configured at RCC top level

  *         (clock source APB2).

  *         See commented example code below that can be copied and uncommented

  *         into HAL_ADC_MspInit().

  * @note   Possibility to update parameters on the fly:

  *         This function initializes the ADC MSP (HAL_ADC_MspInit()) only when

  *         coming from ADC state reset. Following calls to this function can

  *         be used to reconfigure some parameters of ADC_InitTypeDef  

  *         structure on the fly, without modifying MSP configuration. If ADC  

  *         MSP has to be modified again, HAL_ADC_DeInit() must be called

  *         before HAL_ADC_Init().

  *         The setting of these parameters is conditioned to ADC state.

  *         For parameters constraints, see comments of structure

  *         "ADC_InitTypeDef".

  * @note   This function configures the ADC within 2 scopes: scope of entire

  *         ADC and scope of regular group. For parameters details, see comments

  *         of structure "ADC_InitTypeDef".

  * @param  hadc: ADC handle

  * @retval HAL status

  */

HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)

{

  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  uint32_t tmp_cr1 = 0;

  uint32_t tmp_cr2 = 0;

  /* Check ADC handle */

  if(hadc == NULL)

  {

    return HAL_ERROR;

  }

  /* Check the parameters */

  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));

  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));

  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));

  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));

  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  assert_param(IS_ADC_AUTOWAIT(hadc->Init.LowPowerAutoWait));

  assert_param(IS_ADC_AUTOPOWEROFF(hadc->Init.LowPowerAutoPowerOff));

  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));

  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));

  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));

  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));

  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)

  {

    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));

    if(hadc->Init.DiscontinuousConvMode != DISABLE)

    {

      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));

    }

  }

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)

  {

    assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  }

  /* As prerequisite, into HAL_ADC_MspInit(), ADC clock must be configured    */

  /* at RCC top level.                                                        */

  /* Refer to header of this file for more details on clock enabling          */

  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */

  /* - Initialization of ADC MSP                                              */

  if (hadc->State == HAL_ADC_STATE_RESET)

  {

    /* Initialize ADC error code */

    ADC_CLEAR_ERRORCODE(hadc);

    /* Allocate lock resource and initialize it */

    hadc->Lock = HAL_UNLOCKED;

    /* Enable SYSCFG clock to control the routing Interface (RI) */

    __HAL_RCC_SYSCFG_CLK_ENABLE();

    /* Init the low level hardware */

    HAL_ADC_MspInit(hadc);

  }

  /* Configuration of ADC parameters if previous preliminary actions are      */

  /* correctly completed.                                                     */

  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))

  {

    /* Set ADC state */

    ADC_STATE_CLR_SET(hadc->State,

                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,

                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */

    /* Configuration of common ADC clock: clock source HSI with selectable    */

    /* prescaler                                                              */

    MODIFY_REG(ADC->CCR                 ,

               ADC_CCR_ADCPRE           ,

               hadc->Init.ClockPrescaler );

    /* Configuration of ADC:                                                  */

    /*  - external trigger polarity                                           */

    /*  - End of conversion selection                                         */

    /*  - DMA continuous request                                              */

    /*  - Channels bank (Banks availability depends on devices categories)    */

    /*  - continuous conversion mode                                          */

    tmp_cr2 |= (hadc->Init.DataAlign                                 |

                hadc->Init.EOCSelection                              |

                ADC_CR2_DMACONTREQ(hadc->Init.DMAContinuousRequests) |

                hadc->Init.ChannelsBank                              |

                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)     );

    /* Enable external trigger if trigger selection is different of software  */

    /* start.                                                                 */

    /* Note: This configuration keeps the hardware feature of parameter       */

    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */

    /*       software start.                                                  */

    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)

    {

      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |

                  hadc->Init.ExternalTrigConvEdge );

    }

    /* Parameters update conditioned to ADC state:                            */

    /* Parameters that can be updated only when ADC is disabled:              */

    /*  - delay selection (LowPowerAutoWait mode)                             */

    /*  - resolution                                                          */

    /*  - auto power off (LowPowerAutoPowerOff mode)                          */

    /*  - scan mode                                                           */

    /*  - discontinuous mode disable/enable                                   */

    /*  - discontinuous mode number of conversions                            */

    if ((ADC_IS_ENABLE(hadc) == RESET))

    {

      tmp_cr2 |= hadc->Init.LowPowerAutoWait;

      tmp_cr1 |= (hadc->Init.Resolution                     |

                  hadc->Init.LowPowerAutoPowerOff           |

                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );

      /* Enable discontinuous mode only if continuous mode is disabled */

      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */

      /*       discontinuous is set anyway, but has no effect on ADC HW.      */

      if (hadc->Init.DiscontinuousConvMode == ENABLE)

      {

        if (hadc->Init.ContinuousConvMode == DISABLE)

        {

          /* Enable the selected ADC regular discontinuous mode */

          /* Set the number of channels to be converted in discontinuous mode */

          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |

                           ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion)  );

        }

        else

        {

          /* ADC regular group settings continuous and sequencer discontinuous*/

          /* cannot be enabled simultaneously.                                */

          /* Update ADC state machine to error */

          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);

          /* Set ADC error code to ADC IP internal error */

          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);

        }

      }

      /* Update ADC configuration register CR1 with previous settings */

        MODIFY_REG(hadc->Instance->CR1,

                   ADC_CR1_RES     |

                   ADC_CR1_PDI     |

                   ADC_CR1_PDD     |

                   ADC_CR1_DISCNUM |

                   ADC_CR1_DISCEN  |

                   ADC_CR1_SCAN     ,

                   tmp_cr1           );

    }

    /* Update ADC configuration register CR2 with previous settings */

    MODIFY_REG(hadc->Instance->CR2    ,

               ADC_CR2_MASK_ADCINIT() ,

               tmp_cr2                 );

    /* Configuration of regular group sequencer:                              */

    /* - if scan mode is disabled, regular channels sequence length is set to */

    /*   0x00: 1 channel converted (channel on regular rank 1)                */

    /*   Parameter "NbrOfConversion" is discarded.                            */

    /*   Note: Scan mode is present by hardware on this device and, if        */

    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */

    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */

    /* - if scan mode is enabled, regular channels sequence length is set to  */

    /*   parameter "NbrOfConversion"                                          */

    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)

    {

      MODIFY_REG(hadc->Instance->SQR1                         ,

                 ADC_SQR1_L                                   ,

                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );

    }

    else

    {

      MODIFY_REG(hadc->Instance->SQR1,

                 ADC_SQR1_L          ,

                 0x00000000           );

    }

    /* Check back that ADC registers have effectively been configured to      */

    /* ensure of no potential problem of ADC core IP clocking.                */

    /* Check through register CR2 (excluding execution control bits ADON,     */

    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */

    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |

                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |

                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))

         == tmp_cr2)

    {

      /* Set ADC error code to none */

      ADC_CLEAR_ERRORCODE(hadc);

      /* Set the ADC state */

      ADC_STATE_CLR_SET(hadc->State,

                        HAL_ADC_STATE_BUSY_INTERNAL,

                        HAL_ADC_STATE_READY);

    }

    else

    {

      /* Update ADC state machine to error */

      ADC_STATE_CLR_SET(hadc->State,

                        HAL_ADC_STATE_BUSY_INTERNAL,

                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC IP internal error */

      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);

      tmp_hal_status = HAL_ERROR;

    }

  }

  else

  {

    tmp_hal_status = HAL_ERROR;

  }

  /* Return function status */

  return tmp_hal_status;

}

/**

  * @brief  Deinitialize the ADC peripheral registers to its default reset values.

  * @note   To not impact other ADCs, reset of common ADC registers have been

  *         left commented below.

  *         If needed, the example code can be copied and uncommented into

  *         function HAL_ADC_MspDeInit().

  * @param  hadc: ADC handle

  * @retval HAL status

  */

HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)

{

  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */

  if(hadc == NULL)

  {

    return HAL_ERROR;

  }

  /* Check the parameters */

  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */

  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);

  /* Stop potential conversion on going, on regular and injected groups */

  /* Disable ADC peripheral */

  tmp_hal_status = ADC_ConversionStop_Disable(hadc);

  /* Configuration of ADC parameters if previous preliminary actions are      */

  /* correctly completed.                                                     */

  if (tmp_hal_status == HAL_OK)

  {

    /* ========== Reset ADC registers ========== */

    /* Reset register SR */

    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |

                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));

    /* Reset register CR1 */

    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_OVRIE   | ADC_CR1_RES     | ADC_CR1_AWDEN  |

                                    ADC_CR1_JAWDEN  | ADC_CR1_PDI     | ADC_CR1_PDD    |

                                    ADC_CR1_DISCNUM | ADC_CR1_JDISCEN | ADC_CR1_DISCEN |

                                    ADC_CR1_JAUTO   | ADC_CR1_AWDSGL  | ADC_CR1_SCAN   |

                                    ADC_CR1_JEOCIE  | ADC_CR1_AWDIE   | ADC_CR1_EOCIE  |

                                    ADC_CR1_AWDCH                                       ));

    /* Reset register CR2 */

    ADC_CR2_CLEAR(hadc);

    /* Reset register SMPR0 */

    ADC_SMPR0_CLEAR(hadc);

    /* Reset register SMPR1 */

    ADC_SMPR1_CLEAR(hadc);

    /* Reset register SMPR2 */

    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP19 | ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 |

                                      ADC_SMPR2_SMP16 | ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 |

                                      ADC_SMPR2_SMP13 | ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 |

                                      ADC_SMPR2_SMP10                                      ));

    /* Reset register SMPR3 */

    CLEAR_BIT(hadc->Instance->SMPR3, (ADC_SMPR3_SMP9 | ADC_SMPR3_SMP8 | ADC_SMPR3_SMP7 |

                                      ADC_SMPR3_SMP6 | ADC_SMPR3_SMP5 | ADC_SMPR3_SMP4 |

                                      ADC_SMPR3_SMP3 | ADC_SMPR3_SMP2 | ADC_SMPR3_SMP1 |

                                      ADC_SMPR3_SMP0                                    ));

    /* Reset register JOFR1 */

    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);

    /* Reset register JOFR2 */

    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);

    /* Reset register JOFR3 */

    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);

    /* Reset register JOFR4 */

    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);

    /* Reset register HTR */

    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);

    /* Reset register LTR */

    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);

    /* Reset register SQR1 */

    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));

    /* Reset register SQR2 */

    CLEAR_BIT(hadc->Instance->SQR2, (ADC_SQR2_SQ24 | ADC_SQR2_SQ23 | ADC_SQR2_SQ22 |

                                     ADC_SQR2_SQ21 | ADC_SQR2_SQ20 | ADC_SQR2_SQ19  ));

    /* Reset register SQR3 */

    CLEAR_BIT(hadc->Instance->SQR3, (ADC_SQR3_SQ18 | ADC_SQR3_SQ17 | ADC_SQR3_SQ16 |

                                     ADC_SQR3_SQ15 | ADC_SQR3_SQ14 | ADC_SQR3_SQ13  ));

    /* Reset register SQR4 */

    CLEAR_BIT(hadc->Instance->SQR4, (ADC_SQR4_SQ12 | ADC_SQR4_SQ11 | ADC_SQR4_SQ10 |

                                     ADC_SQR4_SQ9  | ADC_SQR4_SQ8  | ADC_SQR4_SQ7   ));

    /* Reset register SQR5 */

    CLEAR_BIT(hadc->Instance->SQR5, (ADC_SQR5_SQ6 | ADC_SQR5_SQ5 | ADC_SQR5_SQ4 |

                                     ADC_SQR5_SQ3 | ADC_SQR5_SQ2 | ADC_SQR5_SQ1  ));

    /* Reset register JSQR */

    CLEAR_BIT(hadc->Instance->JSQR, (ADC_JSQR_JL |

                                     ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 |

                                     ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  ));

    /* Reset register DR */

    /* bits in access mode read only, no direct reset applicable*/

    /* Reset registers JDR1, JDR2, JDR3, JDR4 */

    /* bits in access mode read only, no direct reset applicable*/

    /* Reset register CCR */

    CLEAR_BIT(ADC->CCR, ADC_CCR_TSVREFE);  

    /* ========== Hard reset ADC peripheral ========== */

    /* Performs a global reset of the entire ADC peripheral: ADC state is     */

    /* forced to a similar state after device power-on.                       */

    /* If needed, copy-paste and uncomment the following reset code into      */

    /* function "void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)":              */

    /*                                                                        */

    /*  __HAL_RCC_ADC1_FORCE_RESET()                                          */

    /*  __HAL_RCC_ADC1_RELEASE_RESET()                                        */

    /* DeInit the low level hardware */

    HAL_ADC_MspDeInit(hadc);

    /* Set ADC error code to none */

    ADC_CLEAR_ERRORCODE(hadc);

    /* Set ADC state */

    hadc->State = HAL_ADC_STATE_RESET;

  }

  /* Process unlocked */

  __HAL_UNLOCK(hadc);

  /* Return function status */

  return tmp_hal_status;

}

/**

  * @brief  Initializes the ADC MSP.

  * @param  hadc: ADC handle

  * @retval None

  */

__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)

{

  /* Prevent unused argument(s) compilation warning */

  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,

            function HAL_ADC_MspInit must be implemented in the user file.

   */

}

/**

  * @brief  DeInitializes the ADC MSP.

  * @param  hadc: ADC handle

  * @retval None

  */

__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)

{

  /* Prevent unused argument(s) compilation warning */

  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,

            function HAL_ADC_MspDeInit must be implemented in the user file.

   */

}

/**

  * @}

  */

/** @defgroup ADC_Exported_Functions_Group2 ADC Input and Output operation functions

 *  @brief    ADC IO operation functions

 *

@verbatim  

 ===============================================================================

                      ##### IO operation functions #####

 ===============================================================================

    [..]  This section provides functions allowing to:

      (+) Start conversion of regular group.

      (+) Stop conversion of regular group.

      (+) Poll for conversion complete on regular group.

      (+) Poll for conversion event.

      (+) Get result of regular channel conversion.

      (+) Start conversion of regular group and enable interruptions.

      (+) Stop conversion of regular group and disable interruptions.

      (+) Handle ADC interrupt request

      (+) Start conversion of regular group and enable DMA transfer.

      (+) Stop conversion of regular group and disable ADC DMA transfer.

@endverbatim

  * @{

  */

/**

  * @brief  Enables ADC, starts conversion of regular group.

  *         Interruptions enabled in this function: None.

  * @param  hadc: ADC handle

  * @retval HAL status

  */

HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)

{

  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check the parameters */

  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */

  __HAL_LOCK(hadc);

  /* Enable the ADC peripheral */

  tmp_hal_status = ADC_Enable(hadc);

  /* Start conversion if ADC is effectively enabled */

  if (tmp_hal_status == HAL_OK)

  {

    /* Set ADC state                                                          */

    /* - Clear state bitfield related to regular group conversion results     */

    /* - Set state bitfield related to regular group operation                */

    ADC_STATE_CLR_SET(hadc->State,

                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,

                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */

    /* update ADC state.                                                      */

    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)

    {

      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  

    }

    /* State machine update: Check if an injected conversion is ongoing */

    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))

    {

      /* Reset ADC error code fields related to conversions on group regular */

      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));        

    }

    else

    {

      /* Reset ADC all error code fields */

      ADC_CLEAR_ERRORCODE(hadc);

    }

    /* Process unlocked */

    /* Unlock before starting ADC conversions: in case of potential           */

    /* interruption, to let the process to ADC IRQ Handler.                   */

    __HAL_UNLOCK(hadc);

    /* Clear regular group conversion flag and overrun flag */

    /* (To ensure of no unknown state from potential previous ADC operations) */

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);

    /* Enable conversion of regular group.                                    */

    /* If software start has been selected, conversion starts immediately.    */

    /* If external trigger has been selected, conversion will start at next   */

    /* trigger event.                                                         */

    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))

    {

      /* Start ADC conversion on regular group */

      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);

    }

  }

  /* Return function status */

  return tmp_hal_status;

}

/**

  * @brief  Stop ADC conversion of regular group (and injected channels in

  *         case of auto_injection mode), disable ADC peripheral.

  * @note:  ADC peripheral disable is forcing stop of potential

  *         conversion on injected group. If injected group is under use, it

  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.

  * @param  hadc: ADC handle

  * @retval HAL status.

  */

HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)

{

  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check the parameters */

  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */

  __HAL_LOCK(hadc);

  /* Stop potential conversion on going, on regular and injected groups */

  /* Disable ADC peripheral */

  tmp_hal_status = ADC_ConversionStop_Disable(hadc);

  /* Check if ADC is effectively disabled */

  if (tmp_hal_status == HAL_OK)

  {

    /* Set ADC state */

    ADC_STATE_CLR_SET(hadc->State,

                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,

                      HAL_ADC_STATE_READY);

  }

  /* Process unlocked */

  __HAL_UNLOCK(hadc);

  /* Return function status */

  return tmp_hal_status;

}

/**

  * @brief  Wait for regular group conversion to be completed.

  * @note   ADC conversion flags EOS (end of sequence) and EOC (end of

  *         conversion) are cleared by this function, with an exception:

  *         if low power feature "LowPowerAutoWait" is enabled, flags are

  *         not cleared to not interfere with this feature until data register

  *         is read using function HAL_ADC_GetValue().

  * @note   This function cannot be used in a particular setup: ADC configured

  *         in DMA mode and polling for end of each conversion (ADC init

  *         parameter "EOCSelection" set to ADC_EOC_SINGLE_CONV).

  *         In this case, DMA resets the flag EOC and polling cannot be

  *         performed on each conversion. Nevertheless, polling can still

  *         be performed on the complete sequence (ADC init

  *         parameter "EOCSelection" set to ADC_EOC_SEQ_CONV).