Subversion Repositories LedShow

Rev

Go to most recent revision | Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
2 mjames 1
/**
2
  ******************************************************************************
3
  * @file    stm32f1xx_hal_can.h
4
  * @author  MCD Application Team
5
  * @brief   Header file of CAN HAL module.
6
  ******************************************************************************
7
  * @attention
8
  *
9
  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
10
  *
11
  * Redistribution and use in source and binary forms, with or without modification,
12
  * are permitted provided that the following conditions are met:
13
  *   1. Redistributions of source code must retain the above copyright notice,
14
  *      this list of conditions and the following disclaimer.
15
  *   2. Redistributions in binary form must reproduce the above copyright notice,
16
  *      this list of conditions and the following disclaimer in the documentation
17
  *      and/or other materials provided with the distribution.
18
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
19
  *      may be used to endorse or promote products derived from this software
20
  *      without specific prior written permission.
21
  *
22
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
23
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
25
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
26
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
28
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
29
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
30
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32
  *
33
  ******************************************************************************
34
  */
35
 
36
/* Define to prevent recursive inclusion -------------------------------------*/
37
#ifndef STM32F1xx_HAL_CAN_H
38
#define STM32F1xx_HAL_CAN_H
39
 
40
#ifdef __cplusplus
41
extern "C" {
42
#endif
43
 
44
/* Includes ------------------------------------------------------------------*/
45
#include "stm32f1xx_hal_def.h"
46
 
47
/** @addtogroup STM32F1xx_HAL_Driver
48
  * @{
49
  */
50
 
51
#if defined (CAN1)
52
/** @addtogroup CAN
53
  * @{
54
  */
55
 
56
/* Exported types ------------------------------------------------------------*/
57
/** @defgroup CAN_Exported_Types CAN Exported Types
58
  * @{
59
  */
60
/**
61
  * @brief  HAL State structures definition
62
  */
63
typedef enum
64
{
65
  HAL_CAN_STATE_RESET             = 0x00U,  /*!< CAN not yet initialized or disabled */
66
  HAL_CAN_STATE_READY             = 0x01U,  /*!< CAN initialized and ready for use   */
67
  HAL_CAN_STATE_LISTENING         = 0x02U,  /*!< CAN receive process is ongoing      */
68
  HAL_CAN_STATE_SLEEP_PENDING     = 0x03U,  /*!< CAN sleep request is pending        */
69
  HAL_CAN_STATE_SLEEP_ACTIVE      = 0x04U,  /*!< CAN sleep mode is active            */
70
  HAL_CAN_STATE_ERROR             = 0x05U   /*!< CAN error state                     */
71
 
72
} HAL_CAN_StateTypeDef;
73
 
74
/**
75
  * @brief  CAN init structure definition
76
  */
77
typedef struct
78
{
79
  uint32_t Prescaler;                  /*!< Specifies the length of a time quantum.
80
                                            This parameter must be a number between Min_Data = 1 and Max_Data = 1024. */
81
 
82
  uint32_t Mode;                       /*!< Specifies the CAN operating mode.
83
                                            This parameter can be a value of @ref CAN_operating_mode */
84
 
85
  uint32_t SyncJumpWidth;              /*!< Specifies the maximum number of time quanta the CAN hardware
86
                                            is allowed to lengthen or shorten a bit to perform resynchronization.
87
                                            This parameter can be a value of @ref CAN_synchronisation_jump_width */
88
 
89
  uint32_t TimeSeg1;                   /*!< Specifies the number of time quanta in Bit Segment 1.
90
                                            This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_1 */
91
 
92
  uint32_t TimeSeg2;                   /*!< Specifies the number of time quanta in Bit Segment 2.
93
                                            This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
94
 
95
  FunctionalState TimeTriggeredMode;   /*!< Enable or disable the time triggered communication mode.
96
                                            This parameter can be set to ENABLE or DISABLE. */
97
 
98
  FunctionalState AutoBusOff;          /*!< Enable or disable the automatic bus-off management.
99
                                            This parameter can be set to ENABLE or DISABLE. */
100
 
101
  FunctionalState AutoWakeUp;          /*!< Enable or disable the automatic wake-up mode.
102
                                            This parameter can be set to ENABLE or DISABLE. */
103
 
104
  FunctionalState AutoRetransmission;  /*!< Enable or disable the non-automatic retransmission mode.
105
                                            This parameter can be set to ENABLE or DISABLE. */
106
 
107
  FunctionalState ReceiveFifoLocked;   /*!< Enable or disable the Receive FIFO Locked mode.
108
                                            This parameter can be set to ENABLE or DISABLE. */
109
 
110
  FunctionalState TransmitFifoPriority;/*!< Enable or disable the transmit FIFO priority.
111
                                            This parameter can be set to ENABLE or DISABLE. */
112
 
113
} CAN_InitTypeDef;
114
 
115
/**
116
  * @brief  CAN filter configuration structure definition
117
  */
118
typedef struct
119
{
120
  uint32_t FilterIdHigh;          /*!< Specifies the filter identification number (MSBs for a 32-bit
121
                                       configuration, first one for a 16-bit configuration).
122
                                       This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */
123
 
124
  uint32_t FilterIdLow;           /*!< Specifies the filter identification number (LSBs for a 32-bit
125
                                       configuration, second one for a 16-bit configuration).
126
                                       This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */
127
 
128
  uint32_t FilterMaskIdHigh;      /*!< Specifies the filter mask number or identification number,
129
                                       according to the mode (MSBs for a 32-bit configuration,
130
                                       first one for a 16-bit configuration).
131
                                       This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */
132
 
133
  uint32_t FilterMaskIdLow;       /*!< Specifies the filter mask number or identification number,
134
                                       according to the mode (LSBs for a 32-bit configuration,
135
                                       second one for a 16-bit configuration).
136
                                       This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */
137
 
138
  uint32_t FilterFIFOAssignment;  /*!< Specifies the FIFO (0 or 1U) which will be assigned to the filter.
139
                                       This parameter can be a value of @ref CAN_filter_FIFO */
140
 
141
  uint32_t FilterBank;            /*!< Specifies the filter bank which will be initialized.
142
                                       For single CAN instance(14 dedicated filter banks),
143
                                       this parameter must be a number between Min_Data = 0 and Max_Data = 13.
144
                                       For dual CAN instances(28 filter banks shared),
145
                                       this parameter must be a number between Min_Data = 0 and Max_Data = 27. */
146
 
147
  uint32_t FilterMode;            /*!< Specifies the filter mode to be initialized.
148
                                       This parameter can be a value of @ref CAN_filter_mode */
149
 
150
  uint32_t FilterScale;           /*!< Specifies the filter scale.
151
                                       This parameter can be a value of @ref CAN_filter_scale */
152
 
153
  uint32_t FilterActivation;      /*!< Enable or disable the filter.
154
                                       This parameter can be a value of @ref CAN_filter_activation */
155
 
156
  uint32_t SlaveStartFilterBank;  /*!< Select the start filter bank for the slave CAN instance.
157
                                       For single CAN instances, this parameter is meaningless.
158
                                       For dual CAN instances, all filter banks with lower index are assigned to master
159
                                       CAN instance, whereas all filter banks with greater index are assigned to slave
160
                                       CAN instance.
161
                                       This parameter must be a number between Min_Data = 0 and Max_Data = 27. */
162
 
163
} CAN_FilterTypeDef;
164
 
165
/**
166
  * @brief  CAN Tx message header structure definition
167
  */
168
typedef struct
169
{
170
  uint32_t StdId;    /*!< Specifies the standard identifier.
171
                          This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF. */
172
 
173
  uint32_t ExtId;    /*!< Specifies the extended identifier.
174
                          This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF. */
175
 
176
  uint32_t IDE;      /*!< Specifies the type of identifier for the message that will be transmitted.
177
                          This parameter can be a value of @ref CAN_identifier_type */
178
 
179
  uint32_t RTR;      /*!< Specifies the type of frame for the message that will be transmitted.
180
                          This parameter can be a value of @ref CAN_remote_transmission_request */
181
 
182
  uint32_t DLC;      /*!< Specifies the length of the frame that will be transmitted.
183
                          This parameter must be a number between Min_Data = 0 and Max_Data = 8. */
184
 
185
  FunctionalState TransmitGlobalTime; /*!< Specifies whether the timestamp counter value captured on start
186
                          of frame transmission, is sent in DATA6 and DATA7 replacing pData[6] and pData[7].
187
                          @note: Time Triggered Communication Mode must be enabled.
188
                          @note: DLC must be programmed as 8 bytes, in order these 2 bytes are sent.
189
                          This parameter can be set to ENABLE or DISABLE. */
190
 
191
} CAN_TxHeaderTypeDef;
192
 
193
/**
194
  * @brief  CAN Rx message header structure definition
195
  */
196
typedef struct
197
{
198
  uint32_t StdId;    /*!< Specifies the standard identifier.
199
                          This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF. */
200
 
201
  uint32_t ExtId;    /*!< Specifies the extended identifier.
202
                          This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF. */
203
 
204
  uint32_t IDE;      /*!< Specifies the type of identifier for the message that will be transmitted.
205
                          This parameter can be a value of @ref CAN_identifier_type */
206
 
207
  uint32_t RTR;      /*!< Specifies the type of frame for the message that will be transmitted.
208
                          This parameter can be a value of @ref CAN_remote_transmission_request */
209
 
210
  uint32_t DLC;      /*!< Specifies the length of the frame that will be transmitted.
211
                          This parameter must be a number between Min_Data = 0 and Max_Data = 8. */
212
 
213
  uint32_t Timestamp; /*!< Specifies the timestamp counter value captured on start of frame reception.
214
                          @note: Time Triggered Communication Mode must be enabled.
215
                          This parameter must be a number between Min_Data = 0 and Max_Data = 0xFFFF. */
216
 
217
  uint32_t FilterMatchIndex; /*!< Specifies the index of matching acceptance filter element.
218
                          This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF. */
219
 
220
} CAN_RxHeaderTypeDef;
221
 
222
/**
223
  * @brief  CAN handle Structure definition
224
  */
225
typedef struct __CAN_HandleTypeDef
226
{
227
  CAN_TypeDef                 *Instance;                 /*!< Register base address */
228
 
229
  CAN_InitTypeDef             Init;                      /*!< CAN required parameters */
230
 
231
  __IO HAL_CAN_StateTypeDef   State;                     /*!< CAN communication state */
232
 
233
  __IO uint32_t               ErrorCode;                 /*!< CAN Error code.
234
                                                              This parameter can be a value of @ref CAN_Error_Code */
235
 
236
} CAN_HandleTypeDef;
237
 
238
/**
239
  * @}
240
  */
241
 
242
/* Exported constants --------------------------------------------------------*/
243
 
244
/** @defgroup CAN_Exported_Constants CAN Exported Constants
245
  * @{
246
  */
247
 
248
/** @defgroup CAN_Error_Code CAN Error Code
249
  * @{
250
  */
251
#define HAL_CAN_ERROR_NONE            (0x00000000U)  /*!< No error                                             */
252
#define HAL_CAN_ERROR_EWG             (0x00000001U)  /*!< Protocol Error Warning                               */
253
#define HAL_CAN_ERROR_EPV             (0x00000002U)  /*!< Error Passive                                        */
254
#define HAL_CAN_ERROR_BOF             (0x00000004U)  /*!< Bus-off error                                        */
255
#define HAL_CAN_ERROR_STF             (0x00000008U)  /*!< Stuff error                                          */
256
#define HAL_CAN_ERROR_FOR             (0x00000010U)  /*!< Form error                                           */
257
#define HAL_CAN_ERROR_ACK             (0x00000020U)  /*!< Acknowledgment error                                 */
258
#define HAL_CAN_ERROR_BR              (0x00000040U)  /*!< Bit recessive error                                  */
259
#define HAL_CAN_ERROR_BD              (0x00000080U)  /*!< Bit dominant error                                   */
260
#define HAL_CAN_ERROR_CRC             (0x00000100U)  /*!< CRC error                                            */
261
#define HAL_CAN_ERROR_RX_FOV0         (0x00000200U)  /*!< Rx FIFO0 overrun error                               */
262
#define HAL_CAN_ERROR_RX_FOV1         (0x00000400U)  /*!< Rx FIFO1 overrun error                               */
263
#define HAL_CAN_ERROR_TX_ALST0        (0x00000800U)  /*!< TxMailbox 0 transmit failure due to arbitration lost */
264
#define HAL_CAN_ERROR_TX_TERR0        (0x00001000U)  /*!< TxMailbox 1 transmit failure due to tranmit error    */
265
#define HAL_CAN_ERROR_TX_ALST1        (0x00002000U)  /*!< TxMailbox 0 transmit failure due to arbitration lost */
266
#define HAL_CAN_ERROR_TX_TERR1        (0x00004000U)  /*!< TxMailbox 1 transmit failure due to tranmit error    */
267
#define HAL_CAN_ERROR_TX_ALST2        (0x00008000U)  /*!< TxMailbox 0 transmit failure due to arbitration lost */
268
#define HAL_CAN_ERROR_TX_TERR2        (0x00010000U)  /*!< TxMailbox 1 transmit failure due to tranmit error    */
269
#define HAL_CAN_ERROR_TIMEOUT         (0x00020000U)  /*!< Timeout error                                        */
270
#define HAL_CAN_ERROR_NOT_INITIALIZED (0x00040000U)  /*!< Peripheral not initialized                           */
271
#define HAL_CAN_ERROR_NOT_READY       (0x00080000U)  /*!< Peripheral not ready                                 */
272
#define HAL_CAN_ERROR_NOT_STARTED     (0x00100000U)  /*!< Peripheral not started                               */
273
#define HAL_CAN_ERROR_PARAM           (0x00200000U)  /*!< Parameter error                                      */
274
 
275
#define HAL_CAN_ERROR_INTERNAL        (0x00800000U)  /*!< Internal error                                       */
276
 
277
/**
278
  * @}
279
  */
280
 
281
/** @defgroup CAN_InitStatus CAN InitStatus
282
  * @{
283
  */
284
#define CAN_INITSTATUS_FAILED       (0x00000000U)  /*!< CAN initialization failed */
285
#define CAN_INITSTATUS_SUCCESS      (0x00000001U)  /*!< CAN initialization OK     */
286
/**
287
  * @}
288
  */
289
 
290
/** @defgroup CAN_operating_mode CAN Operating Mode
291
  * @{
292
  */
293
#define CAN_MODE_NORMAL             (0x00000000U)                              /*!< Normal mode   */
294
#define CAN_MODE_LOOPBACK           ((uint32_t)CAN_BTR_LBKM)                   /*!< Loopback mode */
295
#define CAN_MODE_SILENT             ((uint32_t)CAN_BTR_SILM)                   /*!< Silent mode   */
296
#define CAN_MODE_SILENT_LOOPBACK    ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM))  /*!< Loopback combined with silent mode */
297
/**
298
  * @}
299
  */
300
 
301
 
302
/** @defgroup CAN_synchronisation_jump_width CAN Synchronization Jump Width
303
  * @{
304
  */
305
#define CAN_SJW_1TQ                 (0x00000000U)              /*!< 1 time quantum */
306
#define CAN_SJW_2TQ                 ((uint32_t)CAN_BTR_SJW_0)  /*!< 2 time quantum */
307
#define CAN_SJW_3TQ                 ((uint32_t)CAN_BTR_SJW_1)  /*!< 3 time quantum */
308
#define CAN_SJW_4TQ                 ((uint32_t)CAN_BTR_SJW)    /*!< 4 time quantum */
309
/**
310
  * @}
311
  */
312
 
313
/** @defgroup CAN_time_quantum_in_bit_segment_1 CAN Time Quantum in Bit Segment 1
314
  * @{
315
  */
316
#define CAN_BS1_1TQ                 (0x00000000U)                                                /*!< 1 time quantum  */
317
#define CAN_BS1_2TQ                 ((uint32_t)CAN_BTR_TS1_0)                                    /*!< 2 time quantum  */
318
#define CAN_BS1_3TQ                 ((uint32_t)CAN_BTR_TS1_1)                                    /*!< 3 time quantum  */
319
#define CAN_BS1_4TQ                 ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0))                  /*!< 4 time quantum  */
320
#define CAN_BS1_5TQ                 ((uint32_t)CAN_BTR_TS1_2)                                    /*!< 5 time quantum  */
321
#define CAN_BS1_6TQ                 ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0))                  /*!< 6 time quantum  */
322
#define CAN_BS1_7TQ                 ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1))                  /*!< 7 time quantum  */
323
#define CAN_BS1_8TQ                 ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))  /*!< 8 time quantum  */
324
#define CAN_BS1_9TQ                 ((uint32_t)CAN_BTR_TS1_3)                                    /*!< 9 time quantum  */
325
#define CAN_BS1_10TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0))                  /*!< 10 time quantum */
326
#define CAN_BS1_11TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1))                  /*!< 11 time quantum */
327
#define CAN_BS1_12TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))  /*!< 12 time quantum */
328
#define CAN_BS1_13TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2))                  /*!< 13 time quantum */
329
#define CAN_BS1_14TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0))  /*!< 14 time quantum */
330
#define CAN_BS1_15TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1))  /*!< 15 time quantum */
331
#define CAN_BS1_16TQ                ((uint32_t)CAN_BTR_TS1) /*!< 16 time quantum */
332
/**
333
  * @}
334
  */
335
 
336
/** @defgroup CAN_time_quantum_in_bit_segment_2 CAN Time Quantum in Bit Segment 2
337
  * @{
338
  */
339
#define CAN_BS2_1TQ                 (0x00000000U)                                /*!< 1 time quantum */
340
#define CAN_BS2_2TQ                 ((uint32_t)CAN_BTR_TS2_0)                    /*!< 2 time quantum */
341
#define CAN_BS2_3TQ                 ((uint32_t)CAN_BTR_TS2_1)                    /*!< 3 time quantum */
342
#define CAN_BS2_4TQ                 ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0))  /*!< 4 time quantum */
343
#define CAN_BS2_5TQ                 ((uint32_t)CAN_BTR_TS2_2)                    /*!< 5 time quantum */
344
#define CAN_BS2_6TQ                 ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0))  /*!< 6 time quantum */
345
#define CAN_BS2_7TQ                 ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1))  /*!< 7 time quantum */
346
#define CAN_BS2_8TQ                 ((uint32_t)CAN_BTR_TS2)                      /*!< 8 time quantum */
347
/**
348
  * @}
349
  */
350
 
351
/** @defgroup CAN_filter_mode CAN Filter Mode
352
  * @{
353
  */
354
#define CAN_FILTERMODE_IDMASK       (0x00000000U)  /*!< Identifier mask mode */
355
#define CAN_FILTERMODE_IDLIST       (0x00000001U)  /*!< Identifier list mode */
356
/**
357
  * @}
358
  */
359
 
360
/** @defgroup CAN_filter_scale CAN Filter Scale
361
  * @{
362
  */
363
#define CAN_FILTERSCALE_16BIT       (0x00000000U)  /*!< Two 16-bit filters */
364
#define CAN_FILTERSCALE_32BIT       (0x00000001U)  /*!< One 32-bit filter  */
365
/**
366
  * @}
367
  */
368
 
369
/** @defgroup CAN_filter_activation CAN Filter Activation
370
  * @{
371
  */
372
#define CAN_FILTER_DISABLE          (0x00000000U)  /*!< Disable filter */
373
#define CAN_FILTER_ENABLE           (0x00000001U)  /*!< Enable filter  */
374
/**
375
  * @}
376
  */
377
 
378
/** @defgroup CAN_filter_FIFO CAN Filter FIFO
379
  * @{
380
  */
381
#define CAN_FILTER_FIFO0            (0x00000000U)  /*!< Filter FIFO 0 assignment for filter x */
382
#define CAN_FILTER_FIFO1            (0x00000001U)  /*!< Filter FIFO 1 assignment for filter x */
383
/**
384
  * @}
385
  */
386
 
387
/** @defgroup CAN_identifier_type CAN Identifier Type
388
  * @{
389
  */
390
#define CAN_ID_STD                  (0x00000000U)  /*!< Standard Id */
391
#define CAN_ID_EXT                  (0x00000004U)  /*!< Extended Id */
392
/**
393
  * @}
394
  */
395
 
396
/** @defgroup CAN_remote_transmission_request CAN Remote Transmission Request
397
  * @{
398
  */
399
#define CAN_RTR_DATA                (0x00000000U)  /*!< Data frame   */
400
#define CAN_RTR_REMOTE              (0x00000002U)  /*!< Remote frame */
401
/**
402
  * @}
403
  */
404
 
405
/** @defgroup CAN_receive_FIFO_number CAN Receive FIFO Number
406
  * @{
407
  */
408
#define CAN_RX_FIFO0                (0x00000000U)  /*!< CAN receive FIFO 0 */
409
#define CAN_RX_FIFO1                (0x00000001U)  /*!< CAN receive FIFO 1 */
410
/**
411
  * @}
412
  */
413
 
414
/** @defgroup CAN_Tx_Mailboxes CAN Tx Mailboxes
415
  * @{
416
  */
417
#define CAN_TX_MAILBOX0             (0x00000001U)  /*!< Tx Mailbox 0  */
418
#define CAN_TX_MAILBOX1             (0x00000002U)  /*!< Tx Mailbox 1  */
419
#define CAN_TX_MAILBOX2             (0x00000004U)  /*!< Tx Mailbox 2  */
420
/**
421
  * @}
422
  */
423
 
424
/** @defgroup CAN_flags CAN Flags
425
  * @{
426
  */
427
/* Transmit Flags */
428
#define CAN_FLAG_RQCP0              (0x00000500U)  /*!< Request complete MailBox 0 flag   */
429
#define CAN_FLAG_TXOK0              (0x00000501U)  /*!< Transmission OK MailBox 0 flag    */
430
#define CAN_FLAG_ALST0              (0x00000502U)  /*!< Arbitration Lost MailBox 0 flag   */
431
#define CAN_FLAG_TERR0              (0x00000503U)  /*!< Transmission error MailBox 0 flag */
432
#define CAN_FLAG_RQCP1              (0x00000508U)  /*!< Request complete MailBox1 flag    */
433
#define CAN_FLAG_TXOK1              (0x00000509U)  /*!< Transmission OK MailBox 1 flag    */
434
#define CAN_FLAG_ALST1              (0x0000050AU)  /*!< Arbitration Lost MailBox 1 flag   */
435
#define CAN_FLAG_TERR1              (0x0000050BU)  /*!< Transmission error MailBox 1 flag */
436
#define CAN_FLAG_RQCP2              (0x00000510U)  /*!< Request complete MailBox2 flag    */
437
#define CAN_FLAG_TXOK2              (0x00000511U)  /*!< Transmission OK MailBox 2 flag    */
438
#define CAN_FLAG_ALST2              (0x00000512U)  /*!< Arbitration Lost MailBox 2 flag   */
439
#define CAN_FLAG_TERR2              (0x00000513U)  /*!< Transmission error MailBox 2 flag */
440
#define CAN_FLAG_TME0               (0x0000051AU)  /*!< Transmit mailbox 0 empty flag     */
441
#define CAN_FLAG_TME1               (0x0000051BU)  /*!< Transmit mailbox 1 empty flag     */
442
#define CAN_FLAG_TME2               (0x0000051CU)  /*!< Transmit mailbox 2 empty flag     */
443
#define CAN_FLAG_LOW0               (0x0000051DU)  /*!< Lowest priority mailbox 0 flag    */
444
#define CAN_FLAG_LOW1               (0x0000051EU)  /*!< Lowest priority mailbox 1 flag    */
445
#define CAN_FLAG_LOW2               (0x0000051FU)  /*!< Lowest priority mailbox 2 flag    */
446
 
447
/* Receive Flags */
448
#define CAN_FLAG_FF0                (0x00000203U)  /*!< RX FIFO 0 Full flag               */
449
#define CAN_FLAG_FOV0               (0x00000204U)  /*!< RX FIFO 0 Overrun flag            */
450
#define CAN_FLAG_FF1                (0x00000403U)  /*!< RX FIFO 1 Full flag               */
451
#define CAN_FLAG_FOV1               (0x00000404U)  /*!< RX FIFO 1 Overrun flag            */
452
 
453
/* Operating Mode Flags */
454
#define CAN_FLAG_INAK               (0x00000100U)  /*!< Initialization acknowledge flag   */
455
#define CAN_FLAG_SLAK               (0x00000101U)  /*!< Sleep acknowledge flag            */
456
#define CAN_FLAG_ERRI               (0x00000102U)  /*!< Error flag                        */
457
#define CAN_FLAG_WKU                (0x00000103U)  /*!< Wake up interrupt flag            */
458
#define CAN_FLAG_SLAKI              (0x00000104U)  /*!< Sleep acknowledge interrupt flag  */
459
 
460
/* Error Flags */
461
#define CAN_FLAG_EWG                (0x00000300U)  /*!< Error warning flag                */
462
#define CAN_FLAG_EPV                (0x00000301U)  /*!< Error passive flag                */
463
#define CAN_FLAG_BOF                (0x00000302U)  /*!< Bus-Off flag                      */
464
/**
465
  * @}
466
  */
467
 
468
 
469
/** @defgroup CAN_Interrupts CAN Interrupts
470
  * @{
471
  */
472
/* Transmit Interrupt */
473
#define CAN_IT_TX_MAILBOX_EMPTY     ((uint32_t)CAN_IER_TMEIE)   /*!< Transmit mailbox empty interrupt */
474
 
475
/* Receive Interrupts */
476
#define CAN_IT_RX_FIFO0_MSG_PENDING ((uint32_t)CAN_IER_FMPIE0)  /*!< FIFO 0 message pending interrupt */
477
#define CAN_IT_RX_FIFO0_FULL        ((uint32_t)CAN_IER_FFIE0)   /*!< FIFO 0 full interrupt            */
478
#define CAN_IT_RX_FIFO0_OVERRUN     ((uint32_t)CAN_IER_FOVIE0)  /*!< FIFO 0 overrun interrupt         */
479
#define CAN_IT_RX_FIFO1_MSG_PENDING ((uint32_t)CAN_IER_FMPIE1)  /*!< FIFO 1 message pending interrupt */
480
#define CAN_IT_RX_FIFO1_FULL        ((uint32_t)CAN_IER_FFIE1)   /*!< FIFO 1 full interrupt            */
481
#define CAN_IT_RX_FIFO1_OVERRUN     ((uint32_t)CAN_IER_FOVIE1)  /*!< FIFO 1 overrun interrupt         */
482
 
483
/* Operating Mode Interrupts */
484
#define CAN_IT_WAKEUP               ((uint32_t)CAN_IER_WKUIE)   /*!< Wake-up interrupt                */
485
#define CAN_IT_SLEEP_ACK            ((uint32_t)CAN_IER_SLKIE)   /*!< Sleep acknowledge interrupt      */
486
 
487
/* Error Interrupts */
488
#define CAN_IT_ERROR_WARNING        ((uint32_t)CAN_IER_EWGIE)   /*!< Error warning interrupt          */
489
#define CAN_IT_ERROR_PASSIVE        ((uint32_t)CAN_IER_EPVIE)   /*!< Error passive interrupt          */
490
#define CAN_IT_BUSOFF               ((uint32_t)CAN_IER_BOFIE)   /*!< Bus-off interrupt                */
491
#define CAN_IT_LAST_ERROR_CODE      ((uint32_t)CAN_IER_LECIE)   /*!< Last error code interrupt        */
492
#define CAN_IT_ERROR                ((uint32_t)CAN_IER_ERRIE)   /*!< Error Interrupt                  */
493
/**
494
  * @}
495
  */
496
 
497
/**
498
  * @}
499
  */
500
 
501
/* Exported macros -----------------------------------------------------------*/
502
/** @defgroup CAN_Exported_Macros CAN Exported Macros
503
  * @{
504
  */
505
 
506
/** @brief  Reset CAN handle state
507
  * @param  __HANDLE__ CAN handle.
508
  * @retval None
509
  */
510
#define __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)
511
 
512
/**
513
  * @brief  Enable the specified CAN interrupts.
514
  * @param  __HANDLE__ CAN handle.
515
  * @param  __INTERRUPT__ CAN Interrupt sources to enable.
516
  *           This parameter can be any combination of @arg CAN_Interrupts
517
  * @retval None
518
  */
519
#define __HAL_CAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
520
 
521
/**
522
  * @brief  Disable the specified CAN interrupts.
523
  * @param  __HANDLE__ CAN handle.
524
  * @param  __INTERRUPT__ CAN Interrupt sources to disable.
525
  *           This parameter can be any combination of @arg CAN_Interrupts
526
  * @retval None
527
  */
528
#define __HAL_CAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
529
 
530
/** @brief  Check if the specified CAN interrupt source is enabled or disabled.
531
  * @param  __HANDLE__ specifies the CAN Handle.
532
  * @param  __INTERRUPT__ specifies the CAN interrupt source to check.
533
  *           This parameter can be a value of @arg CAN_Interrupts
534
  * @retval The state of __IT__ (TRUE or FALSE).
535
  */
536
#define __HAL_CAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) & (__INTERRUPT__))
537
 
538
/** @brief  Check whether the specified CAN flag is set or not.
539
  * @param  __HANDLE__ specifies the CAN Handle.
540
  * @param  __FLAG__ specifies the flag to check.
541
  *         This parameter can be one of @arg CAN_flags
542
  * @retval The state of __FLAG__ (TRUE or FALSE).
543
  */
544
#define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) \
545
  ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
546
   (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
547
   (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
548
   (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
549
   (((__FLAG__) >> 8U) == 3U)? ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U)
550
 
551
/** @brief  Clear the specified CAN pending flag.
552
  * @param  __HANDLE__ specifies the CAN Handle.
553
  * @param  __FLAG__ specifies the flag to check.
554
  *         This parameter can be one of the following values:
555
  *            @arg CAN_FLAG_RQCP0: Request complete MailBox 0 Flag
556
  *            @arg CAN_FLAG_TXOK0: Transmission OK MailBox 0 Flag
557
  *            @arg CAN_FLAG_ALST0: Arbitration Lost MailBox 0 Flag
558
  *            @arg CAN_FLAG_TERR0: Transmission error MailBox 0 Flag
559
  *            @arg CAN_FLAG_RQCP1: Request complete MailBox 1 Flag
560
  *            @arg CAN_FLAG_TXOK1: Transmission OK MailBox 1 Flag
561
  *            @arg CAN_FLAG_ALST1: Arbitration Lost MailBox 1 Flag
562
  *            @arg CAN_FLAG_TERR1: Transmission error MailBox 1 Flag
563
  *            @arg CAN_FLAG_RQCP2: Request complete MailBox 2 Flag
564
  *            @arg CAN_FLAG_TXOK2: Transmission OK MailBox 2 Flag
565
  *            @arg CAN_FLAG_ALST2: Arbitration Lost MailBox 2 Flag
566
  *            @arg CAN_FLAG_TERR2: Transmission error MailBox 2 Flag
567
  *            @arg CAN_FLAG_FF0:   RX FIFO 0 Full Flag
568
  *            @arg CAN_FLAG_FOV0:  RX FIFO 0 Overrun Flag
569
  *            @arg CAN_FLAG_FF1:   RX FIFO 1 Full Flag
570
  *            @arg CAN_FLAG_FOV1:  RX FIFO 1 Overrun Flag
571
  *            @arg CAN_FLAG_WKUI:  Wake up Interrupt Flag
572
  *            @arg CAN_FLAG_SLAKI: Sleep acknowledge Interrupt Flag
573
  * @retval None
574
  */
575
#define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \
576
  ((((__FLAG__) >> 8U) == 5U)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
577
   (((__FLAG__) >> 8U) == 2U)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
578
   (((__FLAG__) >> 8U) == 4U)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
579
   (((__FLAG__) >> 8U) == 1U)? (((__HANDLE__)->Instance->MSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U)
580
 
581
/**
582
 * @}
583
 */
584
 
585
/* Exported functions --------------------------------------------------------*/
586
/** @addtogroup CAN_Exported_Functions CAN Exported Functions
587
  * @{
588
  */
589
 
590
/** @addtogroup CAN_Exported_Functions_Group1 Initialization and de-initialization functions
591
 *  @brief    Initialization and Configuration functions
592
 * @{
593
 */
594
 
595
/* Initialization and de-initialization functions *****************************/
596
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan);
597
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan);
598
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan);
599
void HAL_CAN_MspDeInit(CAN_HandleTypeDef *hcan);
600
 
601
/**
602
 * @}
603
 */
604
 
605
/** @addtogroup CAN_Exported_Functions_Group2 Configuration functions
606
 *  @brief    Configuration functions
607
 * @{
608
 */
609
 
610
/* Configuration functions ****************************************************/
611
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig);
612
 
613
/**
614
 * @}
615
 */
616
 
617
/** @addtogroup CAN_Exported_Functions_Group3 Control functions
618
 *  @brief    Control functions
619
 * @{
620
 */
621
 
622
/* Control functions **********************************************************/
623
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan);
624
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan);
625
HAL_StatusTypeDef HAL_CAN_RequestSleep(CAN_HandleTypeDef *hcan);
626
HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan);
627
uint32_t HAL_CAN_IsSleepActive(CAN_HandleTypeDef *hcan);
628
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox);
629
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes);
630
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan);
631
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes);
632
uint32_t HAL_CAN_GetTxTimestamp(CAN_HandleTypeDef *hcan, uint32_t TxMailbox);
633
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[]);
634
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo);
635
 
636
/**
637
 * @}
638
 */
639
 
640
/** @addtogroup CAN_Exported_Functions_Group4 Interrupts management
641
 *  @brief    Interrupts management
642
 * @{
643
 */
644
/* Interrupts management ******************************************************/
645
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs);
646
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs);
647
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan);
648
 
649
/**
650
 * @}
651
 */
652
 
653
/** @addtogroup CAN_Exported_Functions_Group5 Callback functions
654
 *  @brief    Callback functions
655
 * @{
656
 */
657
/* Callbacks functions ********************************************************/
658
 
659
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan);
660
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan);
661
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan);
662
void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan);
663
void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan);
664
void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan);
665
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan);
666
void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan);
667
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan);
668
void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan);
669
void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan);
670
void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan);
671
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan);
672
 
673
/**
674
 * @}
675
 */
676
 
677
/** @addtogroup CAN_Exported_Functions_Group6 Peripheral State and Error functions
678
 *  @brief   CAN Peripheral State functions
679
 * @{
680
 */
681
/* Peripheral State and Error functions ***************************************/
682
HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef *hcan);
683
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan);
684
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan);
685
 
686
/**
687
 * @}
688
 */
689
 
690
/**
691
 * @}
692
 */
693
 
694
/* Private types -------------------------------------------------------------*/
695
/** @defgroup CAN_Private_Types CAN Private Types
696
  * @{
697
  */
698
 
699
/**
700
  * @}
701
  */
702
 
703
/* Private variables ---------------------------------------------------------*/
704
/** @defgroup CAN_Private_Variables CAN Private Variables
705
  * @{
706
  */
707
 
708
/**
709
  * @}
710
  */
711
 
712
/* Private constants ---------------------------------------------------------*/
713
/** @defgroup CAN_Private_Constants CAN Private Constants
714
  * @{
715
  */
716
#define CAN_FLAG_MASK  (0x000000FFU)
717
/**
718
  * @}
719
  */
720
 
721
/* Private Macros -----------------------------------------------------------*/
722
/** @defgroup CAN_Private_Macros CAN Private Macros
723
  * @{
724
  */
725
 
726
#define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \
727
                           ((MODE) == CAN_MODE_LOOPBACK)|| \
728
                           ((MODE) == CAN_MODE_SILENT) || \
729
                           ((MODE) == CAN_MODE_SILENT_LOOPBACK))
730
#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ) || \
731
                         ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
732
#define IS_CAN_BS1(BS1) (((BS1) == CAN_BS1_1TQ) || ((BS1) == CAN_BS1_2TQ) || \
733
                         ((BS1) == CAN_BS1_3TQ) || ((BS1) == CAN_BS1_4TQ) || \
734
                         ((BS1) == CAN_BS1_5TQ) || ((BS1) == CAN_BS1_6TQ) || \
735
                         ((BS1) == CAN_BS1_7TQ) || ((BS1) == CAN_BS1_8TQ) || \
736
                         ((BS1) == CAN_BS1_9TQ) || ((BS1) == CAN_BS1_10TQ)|| \
737
                         ((BS1) == CAN_BS1_11TQ)|| ((BS1) == CAN_BS1_12TQ)|| \
738
                         ((BS1) == CAN_BS1_13TQ)|| ((BS1) == CAN_BS1_14TQ)|| \
739
                         ((BS1) == CAN_BS1_15TQ)|| ((BS1) == CAN_BS1_16TQ))
740
#define IS_CAN_BS2(BS2) (((BS2) == CAN_BS2_1TQ) || ((BS2) == CAN_BS2_2TQ) || \
741
                         ((BS2) == CAN_BS2_3TQ) || ((BS2) == CAN_BS2_4TQ) || \
742
                         ((BS2) == CAN_BS2_5TQ) || ((BS2) == CAN_BS2_6TQ) || \
743
                         ((BS2) == CAN_BS2_7TQ) || ((BS2) == CAN_BS2_8TQ))
744
#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U))
745
#define IS_CAN_FILTER_ID_HALFWORD(HALFWORD) ((HALFWORD) <= 0xFFFFU)
746
#if   defined(CAN2)
747
#define IS_CAN_FILTER_BANK_DUAL(BANK) ((BANK) <= 27U)
748
#endif
749
#define IS_CAN_FILTER_BANK_SINGLE(BANK) ((BANK) <= 13U)
750
#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \
751
                                  ((MODE) == CAN_FILTERMODE_IDLIST))
752
#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || \
753
                                    ((SCALE) == CAN_FILTERSCALE_32BIT))
754
#define IS_CAN_FILTER_ACTIVATION(ACTIVATION) (((ACTIVATION) == CAN_FILTER_DISABLE) || \
755
                                              ((ACTIVATION) == CAN_FILTER_ENABLE))
756
#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || \
757
                                  ((FIFO) == CAN_FILTER_FIFO1))
758
#define IS_CAN_TX_MAILBOX(TRANSMITMAILBOX) (((TRANSMITMAILBOX) == CAN_TX_MAILBOX0 ) || \
759
                                            ((TRANSMITMAILBOX) == CAN_TX_MAILBOX1 ) || \
760
                                            ((TRANSMITMAILBOX) == CAN_TX_MAILBOX2 ))
761
#define IS_CAN_TX_MAILBOX_LIST(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= (CAN_TX_MAILBOX0 | CAN_TX_MAILBOX1 | CAN_TX_MAILBOX2))
762
#define IS_CAN_STDID(STDID)   ((STDID) <= 0x7FFU)
763
#define IS_CAN_EXTID(EXTID)   ((EXTID) <= 0x1FFFFFFFU)
764
#define IS_CAN_DLC(DLC)       ((DLC) <= 8U)
765
#define IS_CAN_IDTYPE(IDTYPE)  (((IDTYPE) == CAN_ID_STD) || \
766
                                ((IDTYPE) == CAN_ID_EXT))
767
#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
768
#define IS_CAN_RX_FIFO(FIFO) (((FIFO) == CAN_RX_FIFO0) || ((FIFO) == CAN_RX_FIFO1))
769
#define IS_CAN_IT(IT) ((IT) <= (CAN_IT_TX_MAILBOX_EMPTY     | CAN_IT_RX_FIFO0_MSG_PENDING      | \
770
                                CAN_IT_RX_FIFO0_FULL        | CAN_IT_RX_FIFO0_OVERRUN          | \
771
                                CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_RX_FIFO1_FULL             | \
772
                                CAN_IT_RX_FIFO1_OVERRUN     | CAN_IT_WAKEUP                    | \
773
                                CAN_IT_SLEEP_ACK            | CAN_IT_ERROR_WARNING             | \
774
                                CAN_IT_ERROR_PASSIVE        | CAN_IT_BUSOFF                    | \
775
                                CAN_IT_LAST_ERROR_CODE      | CAN_IT_ERROR))
776
 
777
/**
778
  * @}
779
  */
780
/* End of private macros -----------------------------------------------------*/
781
 
782
/**
783
  * @}
784
  */
785
 
786
 
787
#endif /* CAN1 */
788
/**
789
  * @}
790
  */
791
 
792
#ifdef __cplusplus
793
}
794
#endif
795
 
796
#endif /* STM32F1xx_HAL_CAN_H */
797
 
798
 
799
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/