WebSVN – DashDisplay – Blame – /trunk/Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/iar/startup_stm32f100xb.s

Rev	Author	Line No.	Line
5	mjames	1	;****************** (C) COPYRIGHT 2016 STMicroelectronics ******************
2	mjames	2	; File Name : startup_stm32f100xb.s*
		3	; Author : MCD Application Team*
5	mjames	4	; Version : V4.1.0*
		5	; Date : 29-April-2016*
2	mjames	6	; Description : STM32F100xB Value Line Devices vector table*
		7	; for EWARM toolchain.*
		8	; This module performs:*
		9	; - Set the initial SP*
		10	; - Configure the clock system*
		11	; - Set the initial PC == __iar_program_start,*
		12	; - Set the vector table entries with the exceptions ISR*
		13	; address.*
		14	; After Reset the Cortex-M3 processor is in Thread mode,*
		15	; priority is Privileged, and the Stack is set to Main.*
		16	;********************************************************************************
		17	;*
5	mjames	18	; <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>*
2	mjames	19	;*
		20	; Redistribution and use in source and binary forms, with or without modification,*
		21	; are permitted provided that the following conditions are met:*
		22	; 1. Redistributions of source code must retain the above copyright notice,*
		23	; this list of conditions and the following disclaimer.*
		24	; 2. Redistributions in binary form must reproduce the above copyright notice,*
		25	; this list of conditions and the following disclaimer in the documentation*
		26	; and/or other materials provided with the distribution.*
		27	; 3. Neither the name of STMicroelectronics nor the names of its contributors*
		28	; may be used to endorse or promote products derived from this software*
		29	; without specific prior written permission.*
		30	;*
		31	; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"*
		32	; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE*
		33	; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE*
		34	; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE*
		35	; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL*
		36	; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR*
		37	; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER*
		38	; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,*
		39	; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE*
		40	; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.*
		41	;*
		42	;*******************************************************************************
		43	;
		44	;
		45	; The modules in this file are included in the libraries, and may be replaced
		46	; by any user-defined modules that define the PUBLIC symbol _program_start or
		47	; a user defined start symbol.
		48	; To override the cstartup defined in the library, simply add your modified
		49	; version to the workbench project.
		50	;
		51	; The vector table is normally located at address 0.
		52	; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
		53	; The name "__vector_table" has special meaning for C-SPY:
		54	; it is where the SP start value is found, and the NVIC vector
		55	; table register (VTOR) is initialized to this address if != 0.
		56	;
		57	; Cortex-M version
		58	;
		59
		60	MODULE ?cstartup
		61
		62	;; Forward declaration of sections.
		63	SECTION CSTACK:DATA:NOROOT(3)
		64
		65	SECTION .intvec:CODE:NOROOT(2)
		66
		67	EXTERN __iar_program_start
		68	EXTERN SystemInit
		69	PUBLIC __vector_table
		70
		71	DATA
		72	__vector_table
		73	DCD sfe(CSTACK)
		74	DCD Reset_Handler ; Reset Handler
		75	DCD NMI_Handler ; NMI Handler
		76	DCD HardFault_Handler ; Hard Fault Handler
		77	DCD MemManage_Handler ; MPU Fault Handler
		78	DCD BusFault_Handler ; Bus Fault Handler
		79	DCD UsageFault_Handler ; Usage Fault Handler
		80	DCD 0 ; Reserved
		81	DCD 0 ; Reserved
		82	DCD 0 ; Reserved
		83	DCD 0 ; Reserved
		84	DCD SVC_Handler ; SVCall Handler
		85	DCD DebugMon_Handler ; Debug Monitor Handler
		86	DCD 0 ; Reserved
		87	DCD PendSV_Handler ; PendSV Handler
		88	DCD SysTick_Handler ; SysTick Handler
		89
		90	; External Interrupts
		91	DCD WWDG_IRQHandler ; Window Watchdog
		92	DCD PVD_IRQHandler ; PVD through EXTI Line detect
		93	DCD TAMPER_IRQHandler ; Tamper
		94	DCD RTC_IRQHandler ; RTC
		95	DCD FLASH_IRQHandler ; Flash
		96	DCD RCC_IRQHandler ; RCC
		97	DCD EXTI0_IRQHandler ; EXTI Line 0
		98	DCD EXTI1_IRQHandler ; EXTI Line 1
		99	DCD EXTI2_IRQHandler ; EXTI Line 2
		100	DCD EXTI3_IRQHandler ; EXTI Line 3
		101	DCD EXTI4_IRQHandler ; EXTI Line 4
		102	DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
		103	DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
		104	DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
		105	DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
		106	DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
		107	DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
		108	DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
		109	DCD ADC1_IRQHandler ; ADC1
		110	DCD 0 ; Reserved
		111	DCD 0 ; Reserved
		112	DCD 0 ; Reserved
		113	DCD 0 ; Reserved
		114	DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
		115	DCD TIM1_BRK_TIM15_IRQHandler ; TIM1 Break and TIM15
		116	DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16
		117	DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Commutation and TIM17
		118	DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
		119	DCD TIM2_IRQHandler ; TIM2
		120	DCD TIM3_IRQHandler ; TIM3
		121	DCD TIM4_IRQHandler ; TIM4
		122	DCD I2C1_EV_IRQHandler ; I2C1 Event
		123	DCD I2C1_ER_IRQHandler ; I2C1 Error
		124	DCD I2C2_EV_IRQHandler ; I2C2 Event
		125	DCD I2C2_ER_IRQHandler ; I2C2 Error
		126	DCD SPI1_IRQHandler ; SPI1
		127	DCD SPI2_IRQHandler ; SPI2
		128	DCD USART1_IRQHandler ; USART1
		129	DCD USART2_IRQHandler ; USART2
		130	DCD USART3_IRQHandler ; USART3
		131	DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
		132	DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line
		133	DCD CEC_IRQHandler ; HDMI-CEC
		134	DCD 0 ; Reserved
		135	DCD 0 ; Reserved
		136	DCD 0 ; Reserved
		137	DCD 0 ; Reserved
		138	DCD 0 ; Reserved
		139	DCD 0 ; Reserved
		140	DCD 0 ; Reserved
		141	DCD 0 ; Reserved
		142	DCD 0 ; Reserved
		143	DCD 0 ; Reserved
		144	DCD 0 ; Reserved
		145	DCD TIM6_DAC_IRQHandler ; TIM6 and DAC underrun
		146	DCD TIM7_IRQHandler ; TIM7
		147
		148	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
		149	;;
		150	;; Default interrupt handlers.
		151	;;
		152	THUMB
		153
		154	PUBWEAK Reset_Handler
		155	SECTION .text:CODE:REORDER:NOROOT(2)
		156	Reset_Handler
		157	LDR R0, =SystemInit
		158	BLX R0
		159	LDR R0, =__iar_program_start
		160	BX R0
		161
		162	PUBWEAK NMI_Handler
		163	SECTION .text:CODE:REORDER:NOROOT(1)
		164	NMI_Handler
		165	B NMI_Handler
		166
		167	PUBWEAK HardFault_Handler
		168	SECTION .text:CODE:REORDER:NOROOT(1)
		169	HardFault_Handler
		170	B HardFault_Handler
		171
		172	PUBWEAK MemManage_Handler
		173	SECTION .text:CODE:REORDER:NOROOT(1)
		174	MemManage_Handler
		175	B MemManage_Handler
		176
		177	PUBWEAK BusFault_Handler
		178	SECTION .text:CODE:REORDER:NOROOT(1)
		179	BusFault_Handler
		180	B BusFault_Handler
		181
		182	PUBWEAK UsageFault_Handler
		183	SECTION .text:CODE:REORDER:NOROOT(1)
		184	UsageFault_Handler
		185	B UsageFault_Handler
		186
		187	PUBWEAK SVC_Handler
		188	SECTION .text:CODE:REORDER:NOROOT(1)
		189	SVC_Handler
		190	B SVC_Handler
		191
		192	PUBWEAK DebugMon_Handler
		193	SECTION .text:CODE:REORDER:NOROOT(1)
		194	DebugMon_Handler
		195	B DebugMon_Handler
		196
		197	PUBWEAK PendSV_Handler
		198	SECTION .text:CODE:REORDER:NOROOT(1)
		199	PendSV_Handler
		200	B PendSV_Handler
		201
		202	PUBWEAK SysTick_Handler
		203	SECTION .text:CODE:REORDER:NOROOT(1)
		204	SysTick_Handler
		205	B SysTick_Handler
		206
		207	PUBWEAK WWDG_IRQHandler
		208	SECTION .text:CODE:REORDER:NOROOT(1)
		209	WWDG_IRQHandler
		210	B WWDG_IRQHandler
		211
		212	PUBWEAK PVD_IRQHandler
		213	SECTION .text:CODE:REORDER:NOROOT(1)
		214	PVD_IRQHandler
		215	B PVD_IRQHandler
		216
		217	PUBWEAK TAMPER_IRQHandler
		218	SECTION .text:CODE:REORDER:NOROOT(1)
		219	TAMPER_IRQHandler
		220	B TAMPER_IRQHandler
		221
		222	PUBWEAK RTC_IRQHandler
		223	SECTION .text:CODE:REORDER:NOROOT(1)
		224	RTC_IRQHandler
		225	B RTC_IRQHandler
		226
		227	PUBWEAK FLASH_IRQHandler
		228	SECTION .text:CODE:REORDER:NOROOT(1)
		229	FLASH_IRQHandler
		230	B FLASH_IRQHandler
		231
		232	PUBWEAK RCC_IRQHandler
		233	SECTION .text:CODE:REORDER:NOROOT(1)
		234	RCC_IRQHandler
		235	B RCC_IRQHandler
		236
		237	PUBWEAK EXTI0_IRQHandler
		238	SECTION .text:CODE:REORDER:NOROOT(1)
		239	EXTI0_IRQHandler
		240	B EXTI0_IRQHandler
		241
		242	PUBWEAK EXTI1_IRQHandler
		243	SECTION .text:CODE:REORDER:NOROOT(1)
		244	EXTI1_IRQHandler
		245	B EXTI1_IRQHandler
		246
		247	PUBWEAK EXTI2_IRQHandler
		248	SECTION .text:CODE:REORDER:NOROOT(1)
		249	EXTI2_IRQHandler
		250	B EXTI2_IRQHandler
		251
		252	PUBWEAK EXTI3_IRQHandler
		253	SECTION .text:CODE:REORDER:NOROOT(1)
		254	EXTI3_IRQHandler
		255	B EXTI3_IRQHandler
		256
		257	PUBWEAK EXTI4_IRQHandler
		258	SECTION .text:CODE:REORDER:NOROOT(1)
		259	EXTI4_IRQHandler
		260	B EXTI4_IRQHandler
		261
		262	PUBWEAK DMA1_Channel1_IRQHandler
		263	SECTION .text:CODE:REORDER:NOROOT(1)
		264	DMA1_Channel1_IRQHandler
		265	B DMA1_Channel1_IRQHandler
		266
		267	PUBWEAK DMA1_Channel2_IRQHandler
		268	SECTION .text:CODE:REORDER:NOROOT(1)
		269	DMA1_Channel2_IRQHandler
		270	B DMA1_Channel2_IRQHandler
		271
		272	PUBWEAK DMA1_Channel3_IRQHandler
		273	SECTION .text:CODE:REORDER:NOROOT(1)
		274	DMA1_Channel3_IRQHandler
		275	B DMA1_Channel3_IRQHandler
		276
		277	PUBWEAK DMA1_Channel4_IRQHandler
		278	SECTION .text:CODE:REORDER:NOROOT(1)
		279	DMA1_Channel4_IRQHandler
		280	B DMA1_Channel4_IRQHandler
		281
		282	PUBWEAK DMA1_Channel5_IRQHandler
		283	SECTION .text:CODE:REORDER:NOROOT(1)
		284	DMA1_Channel5_IRQHandler
		285	B DMA1_Channel5_IRQHandler
		286
		287	PUBWEAK DMA1_Channel6_IRQHandler
		288	SECTION .text:CODE:REORDER:NOROOT(1)
		289	DMA1_Channel6_IRQHandler
		290	B DMA1_Channel6_IRQHandler
		291
		292	PUBWEAK DMA1_Channel7_IRQHandler
		293	SECTION .text:CODE:REORDER:NOROOT(1)
		294	DMA1_Channel7_IRQHandler
		295	B DMA1_Channel7_IRQHandler
		296
		297	PUBWEAK ADC1_IRQHandler
		298	SECTION .text:CODE:REORDER:NOROOT(1)
		299	ADC1_IRQHandler
		300	B ADC1_IRQHandler
		301
		302	PUBWEAK EXTI9_5_IRQHandler
		303	SECTION .text:CODE:REORDER:NOROOT(1)
		304	EXTI9_5_IRQHandler
		305	B EXTI9_5_IRQHandler
		306
		307	PUBWEAK TIM1_BRK_TIM15_IRQHandler
		308	SECTION .text:CODE:REORDER:NOROOT(1)
		309	TIM1_BRK_TIM15_IRQHandler
		310	B TIM1_BRK_TIM15_IRQHandler
		311
		312	PUBWEAK TIM1_UP_TIM16_IRQHandler
		313	SECTION .text:CODE:REORDER:NOROOT(1)
		314	TIM1_UP_TIM16_IRQHandler
		315	B TIM1_UP_TIM16_IRQHandler
		316
		317	PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler
		318	SECTION .text:CODE:REORDER:NOROOT(1)
		319	TIM1_TRG_COM_TIM17_IRQHandler
		320	B TIM1_TRG_COM_TIM17_IRQHandler
		321
		322	PUBWEAK TIM1_CC_IRQHandler
		323	SECTION .text:CODE:REORDER:NOROOT(1)
		324	TIM1_CC_IRQHandler
		325	B TIM1_CC_IRQHandler
		326
		327	PUBWEAK TIM2_IRQHandler
		328	SECTION .text:CODE:REORDER:NOROOT(1)
		329	TIM2_IRQHandler
		330	B TIM2_IRQHandler
		331
		332	PUBWEAK TIM3_IRQHandler
		333	SECTION .text:CODE:REORDER:NOROOT(1)
		334	TIM3_IRQHandler
		335	B TIM3_IRQHandler
		336
		337	PUBWEAK TIM4_IRQHandler
		338	SECTION .text:CODE:REORDER:NOROOT(1)
		339	TIM4_IRQHandler
		340	B TIM4_IRQHandler
		341
		342	PUBWEAK I2C1_EV_IRQHandler
		343	SECTION .text:CODE:REORDER:NOROOT(1)
		344	I2C1_EV_IRQHandler
		345	B I2C1_EV_IRQHandler
		346
		347	PUBWEAK I2C1_ER_IRQHandler
		348	SECTION .text:CODE:REORDER:NOROOT(1)
		349	I2C1_ER_IRQHandler
		350	B I2C1_ER_IRQHandler
		351
		352	PUBWEAK I2C2_EV_IRQHandler
		353	SECTION .text:CODE:REORDER:NOROOT(1)
		354	I2C2_EV_IRQHandler
		355	B I2C2_EV_IRQHandler
		356
		357	PUBWEAK I2C2_ER_IRQHandler
		358	SECTION .text:CODE:REORDER:NOROOT(1)
		359	I2C2_ER_IRQHandler
		360	B I2C2_ER_IRQHandler
		361
		362	PUBWEAK SPI1_IRQHandler
		363	SECTION .text:CODE:REORDER:NOROOT(1)
		364	SPI1_IRQHandler
		365	B SPI1_IRQHandler
		366
		367	PUBWEAK SPI2_IRQHandler
		368	SECTION .text:CODE:REORDER:NOROOT(1)
		369	SPI2_IRQHandler
		370	B SPI2_IRQHandler
		371
		372	PUBWEAK USART1_IRQHandler
		373	SECTION .text:CODE:REORDER:NOROOT(1)
		374	USART1_IRQHandler
		375	B USART1_IRQHandler
		376
		377	PUBWEAK USART2_IRQHandler
		378	SECTION .text:CODE:REORDER:NOROOT(1)
		379	USART2_IRQHandler
		380	B USART2_IRQHandler
		381
		382	PUBWEAK USART3_IRQHandler
		383	SECTION .text:CODE:REORDER:NOROOT(1)
		384	USART3_IRQHandler
		385	B USART3_IRQHandler
		386
		387	PUBWEAK EXTI15_10_IRQHandler
		388	SECTION .text:CODE:REORDER:NOROOT(1)
		389	EXTI15_10_IRQHandler
		390	B EXTI15_10_IRQHandler
		391
		392	PUBWEAK RTC_Alarm_IRQHandler
		393	SECTION .text:CODE:REORDER:NOROOT(1)
		394	RTC_Alarm_IRQHandler
		395	B RTC_Alarm_IRQHandler
		396
		397	PUBWEAK CEC_IRQHandler
		398	SECTION .text:CODE:REORDER:NOROOT(1)
		399	CEC_IRQHandler
		400	B CEC_IRQHandler
		401
		402	PUBWEAK TIM6_DAC_IRQHandler
		403	SECTION .text:CODE:REORDER:NOROOT(1)
		404	TIM6_DAC_IRQHandler
		405	B TIM6_DAC_IRQHandler
		406
		407	PUBWEAK TIM7_IRQHandler
		408	SECTION .text:CODE:REORDER:NOROOT(1)
		409	TIM7_IRQHandler
		410	B TIM7_IRQHandler
		411
		412	END
		413	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/

Subversion Repositories DashDisplay

(root)/trunk/Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/iar/startup_stm32f100xb.s – Rev 5