Subversion Repositories testOled

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
2 mjames 1
/**
2
  *************** (C) COPYRIGHT 2017 STMicroelectronics ************************
3
  * @file      startup_stm32f105xc.s
4
  * @author    MCD Application Team
5
  * @brief     STM32F105xC Devices vector table for Atollic toolchain.
6
  *            This module performs:
7
  *                - Set the initial SP
8
  *                - Set the initial PC == Reset_Handler,
9
  *                - Set the vector table entries with the exceptions ISR address
10
  *                - Configure the clock system   
11
  *                - Branches to main in the C library (which eventually
12
  *                  calls main()).
13
  *            After Reset the Cortex-M3 processor is in Thread mode,
14
  *            priority is Privileged, and the Stack is set to Main.
15
  ******************************************************************************
16
  * @attention
17
  *
18
  * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
19
  * All rights reserved.</center></h2>
20
  *
21
  * This software component is licensed by ST under BSD 3-Clause license,
22
  * the "License"; You may not use this file except in compliance with the
23
  * License. You may obtain a copy of the License at:
24
  *                        opensource.org/licenses/BSD-3-Clause
25
  *
26
  ******************************************************************************
27
  */
28
 
29
  .syntax unified
30
  .cpu cortex-m3
31
  .fpu softvfp
32
  .thumb
33
 
34
.global g_pfnVectors
35
.global Default_Handler
36
 
37
/* start address for the initialization values of the .data section.
38
defined in linker script */
39
.word _sidata
40
/* start address for the .data section. defined in linker script */
41
.word _sdata
42
/* end address for the .data section. defined in linker script */
43
.word _edata
44
/* start address for the .bss section. defined in linker script */
45
.word _sbss
46
/* end address for the .bss section. defined in linker script */
47
.word _ebss
48
 
49
.equ  BootRAM, 0xF1E0F85F
50
/**
51
 * @brief  This is the code that gets called when the processor first
52
 *          starts execution following a reset event. Only the absolutely
53
 *          necessary set is performed, after which the application
54
 *          supplied main() routine is called.
55
 * @param  None
56
 * @retval : None
57
*/
58
 
59
  .section .text.Reset_Handler
60
  .weak Reset_Handler
61
  .type Reset_Handler, %function
62
Reset_Handler:
63
 
64
/* Copy the data segment initializers from flash to SRAM */
65
  ldr r0, =_sdata
66
  ldr r1, =_edata
67
  ldr r2, =_sidata
68
  movs r3, #0
69
  b LoopCopyDataInit
70
 
71
CopyDataInit:
72
  ldr r4, [r2, r3]
73
  str r4, [r0, r3]
74
  adds r3, r3, #4
75
 
76
LoopCopyDataInit:
77
  adds r4, r0, r3
78
  cmp r4, r1
79
  bcc CopyDataInit
80
 
81
/* Zero fill the bss segment. */
82
  ldr r2, =_sbss
83
  ldr r4, =_ebss
84
  movs r3, #0
85
  b LoopFillZerobss
86
 
87
FillZerobss:
88
  str  r3, [r2]
89
  adds r2, r2, #4
90
 
91
LoopFillZerobss:
92
  cmp r2, r4
93
  bcc FillZerobss
94
/* Call the clock system intitialization function.*/
95
    bl  SystemInit
96
/* Call static constructors */
97
  bl __libc_init_array
98
/* Call the application's entry point.*/
99
  bl main
100
  bx lr
101
.size Reset_Handler, .-Reset_Handler
102
 
103
/**
104
 * @brief  This is the code that gets called when the processor receives an
105
 *         unexpected interrupt.  This simply enters an infinite loop, preserving
106
 *         the system state for examination by a debugger.
107
 * @param  None
108
 * @retval None
109
*/
110
    .section .text.Default_Handler,"ax",%progbits
111
Default_Handler:
112
Infinite_Loop:
113
  b Infinite_Loop
114
  .size Default_Handler, .-Default_Handler
115
/******************************************************************************
116
*
117
* The minimal vector table for a Cortex M3.  Note that the proper constructs
118
* must be placed on this to ensure that it ends up at physical address
119
* 0x0000.0000.
120
*
121
******************************************************************************/
122
  .section .isr_vector,"a",%progbits
123
  .type g_pfnVectors, %object
124
  .size g_pfnVectors, .-g_pfnVectors
125
 
126
 
127
g_pfnVectors:
128
 
129
  .word _estack
130
  .word Reset_Handler
131
  .word NMI_Handler
132
  .word HardFault_Handler
133
  .word MemManage_Handler
134
  .word BusFault_Handler
135
  .word UsageFault_Handler
136
  .word 0
137
  .word 0
138
  .word 0
139
  .word 0
140
  .word SVC_Handler
141
  .word DebugMon_Handler
142
  .word 0
143
  .word PendSV_Handler
144
  .word SysTick_Handler
145
  .word WWDG_IRQHandler
146
  .word PVD_IRQHandler
147
  .word TAMPER_IRQHandler
148
  .word RTC_IRQHandler
149
  .word FLASH_IRQHandler
150
  .word RCC_IRQHandler
151
  .word EXTI0_IRQHandler
152
  .word EXTI1_IRQHandler
153
  .word EXTI2_IRQHandler
154
  .word EXTI3_IRQHandler
155
  .word EXTI4_IRQHandler
156
  .word DMA1_Channel1_IRQHandler
157
  .word DMA1_Channel2_IRQHandler
158
  .word DMA1_Channel3_IRQHandler
159
  .word DMA1_Channel4_IRQHandler
160
  .word DMA1_Channel5_IRQHandler
161
  .word DMA1_Channel6_IRQHandler
162
  .word DMA1_Channel7_IRQHandler
163
  .word ADC1_2_IRQHandler
164
  .word CAN1_TX_IRQHandler
165
  .word CAN1_RX0_IRQHandler
166
   .word CAN1_RX1_IRQHandler
167
  .word CAN1_SCE_IRQHandler
168
  .word EXTI9_5_IRQHandler
169
  .word TIM1_BRK_IRQHandler
170
  .word TIM1_UP_IRQHandler
171
  .word TIM1_TRG_COM_IRQHandler
172
  .word TIM1_CC_IRQHandler
173
  .word TIM2_IRQHandler
174
  .word TIM3_IRQHandler
175
  .word TIM4_IRQHandler
176
  .word I2C1_EV_IRQHandler
177
  .word I2C1_ER_IRQHandler
178
  .word I2C2_EV_IRQHandler
179
  .word I2C2_ER_IRQHandler
180
  .word SPI1_IRQHandler
181
  .word SPI2_IRQHandler
182
  .word USART1_IRQHandler
183
  .word USART2_IRQHandler
184
  .word USART3_IRQHandler
185
  .word EXTI15_10_IRQHandler
186
  .word RTC_Alarm_IRQHandler
187
  .word OTG_FS_WKUP_IRQHandler
188
  .word 0
189
  .word 0
190
  .word 0
191
  .word 0
192
  .word 0
193
  .word 0
194
  .word 0
195
  .word TIM5_IRQHandler
196
  .word SPI3_IRQHandler
197
  .word UART4_IRQHandler
198
  .word UART5_IRQHandler
199
  .word TIM6_IRQHandler
200
  .word TIM7_IRQHandler
201
  .word DMA2_Channel1_IRQHandler
202
  .word DMA2_Channel2_IRQHandler
203
  .word DMA2_Channel3_IRQHandler
204
  .word DMA2_Channel4_IRQHandler
205
  .word DMA2_Channel5_IRQHandler
206
  .word 0
207
  .word 0
208
  .word CAN2_TX_IRQHandler
209
  .word CAN2_RX0_IRQHandler
210
  .word CAN2_RX1_IRQHandler
211
  .word CAN2_SCE_IRQHandler
212
  .word OTG_FS_IRQHandler
213
  .word 0
214
  .word 0
215
  .word 0
216
  .word 0
217
  .word 0
218
  .word 0
219
  .word 0
220
  .word 0
221
  .word 0
222
  .word 0
223
  .word 0
224
  .word 0
225
  .word 0
226
  .word 0
227
  .word 0
228
  .word 0
229
  .word 0
230
  .word 0
231
  .word 0
232
  .word 0
233
  .word 0
234
  .word 0
235
  .word 0
236
  .word 0
237
  .word 0
238
  .word 0
239
  .word 0
240
  .word 0
241
  .word 0
242
  .word 0
243
  .word 0
244
  .word 0
245
  .word 0
246
  .word 0
247
  .word 0
248
  .word 0
249
  .word BootRAM     /* @0x1E0. This is for boot in RAM mode for
250
                         STM32F10x Connectivity line Devices. */
251
 
252
/*******************************************************************************
253
*
254
* Provide weak aliases for each Exception handler to the Default_Handler.
255
* As they are weak aliases, any function with the same name will override
256
* this definition.
257
*
258
*******************************************************************************/
259
  .weak NMI_Handler
260
  .thumb_set NMI_Handler,Default_Handler
261
 
262
  .weak HardFault_Handler
263
  .thumb_set HardFault_Handler,Default_Handler
264
 
265
  .weak MemManage_Handler
266
  .thumb_set MemManage_Handler,Default_Handler
267
 
268
  .weak BusFault_Handler
269
  .thumb_set BusFault_Handler,Default_Handler
270
 
271
  .weak UsageFault_Handler
272
  .thumb_set UsageFault_Handler,Default_Handler
273
 
274
  .weak SVC_Handler
275
  .thumb_set SVC_Handler,Default_Handler
276
 
277
  .weak DebugMon_Handler
278
  .thumb_set DebugMon_Handler,Default_Handler
279
 
280
  .weak PendSV_Handler
281
  .thumb_set PendSV_Handler,Default_Handler
282
 
283
  .weak SysTick_Handler
284
  .thumb_set SysTick_Handler,Default_Handler
285
 
286
  .weak WWDG_IRQHandler
287
  .thumb_set WWDG_IRQHandler,Default_Handler
288
 
289
  .weak PVD_IRQHandler
290
  .thumb_set PVD_IRQHandler,Default_Handler
291
 
292
  .weak TAMPER_IRQHandler
293
  .thumb_set TAMPER_IRQHandler,Default_Handler
294
 
295
  .weak RTC_IRQHandler
296
  .thumb_set RTC_IRQHandler,Default_Handler
297
 
298
  .weak FLASH_IRQHandler
299
  .thumb_set FLASH_IRQHandler,Default_Handler
300
 
301
  .weak RCC_IRQHandler
302
  .thumb_set RCC_IRQHandler,Default_Handler
303
 
304
  .weak EXTI0_IRQHandler
305
  .thumb_set EXTI0_IRQHandler,Default_Handler
306
 
307
  .weak EXTI1_IRQHandler
308
  .thumb_set EXTI1_IRQHandler,Default_Handler
309
 
310
  .weak EXTI2_IRQHandler
311
  .thumb_set EXTI2_IRQHandler,Default_Handler
312
 
313
  .weak EXTI3_IRQHandler
314
  .thumb_set EXTI3_IRQHandler,Default_Handler
315
 
316
  .weak EXTI4_IRQHandler
317
  .thumb_set EXTI4_IRQHandler,Default_Handler
318
 
319
  .weak DMA1_Channel1_IRQHandler
320
  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
321
 
322
  .weak DMA1_Channel2_IRQHandler
323
  .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
324
 
325
  .weak DMA1_Channel3_IRQHandler
326
  .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
327
 
328
  .weak DMA1_Channel4_IRQHandler
329
  .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
330
 
331
  .weak DMA1_Channel5_IRQHandler
332
  .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
333
 
334
  .weak DMA1_Channel6_IRQHandler
335
  .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
336
 
337
  .weak DMA1_Channel7_IRQHandler
338
  .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
339
 
340
  .weak ADC1_2_IRQHandler
341
  .thumb_set ADC1_2_IRQHandler,Default_Handler
342
 
343
  .weak CAN1_TX_IRQHandler
344
  .thumb_set CAN1_TX_IRQHandler,Default_Handler
345
 
346
  .weak CAN1_RX0_IRQHandler
347
  .thumb_set CAN1_RX0_IRQHandler,Default_Handler
348
 
349
  .weak CAN1_RX1_IRQHandler
350
  .thumb_set CAN1_RX1_IRQHandler,Default_Handler
351
 
352
  .weak CAN1_SCE_IRQHandler
353
  .thumb_set CAN1_SCE_IRQHandler,Default_Handler
354
 
355
  .weak EXTI9_5_IRQHandler
356
  .thumb_set EXTI9_5_IRQHandler,Default_Handler
357
 
358
  .weak TIM1_BRK_IRQHandler
359
  .thumb_set TIM1_BRK_IRQHandler,Default_Handler
360
 
361
  .weak TIM1_UP_IRQHandler
362
  .thumb_set TIM1_UP_IRQHandler,Default_Handler
363
 
364
  .weak TIM1_TRG_COM_IRQHandler
365
  .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
366
 
367
  .weak TIM1_CC_IRQHandler
368
  .thumb_set TIM1_CC_IRQHandler,Default_Handler
369
 
370
  .weak TIM2_IRQHandler
371
  .thumb_set TIM2_IRQHandler,Default_Handler
372
 
373
  .weak TIM3_IRQHandler
374
  .thumb_set TIM3_IRQHandler,Default_Handler
375
 
376
  .weak TIM4_IRQHandler
377
  .thumb_set TIM4_IRQHandler,Default_Handler
378
 
379
  .weak I2C1_EV_IRQHandler
380
  .thumb_set I2C1_EV_IRQHandler,Default_Handler
381
 
382
  .weak I2C1_ER_IRQHandler
383
  .thumb_set I2C1_ER_IRQHandler,Default_Handler
384
 
385
  .weak I2C2_EV_IRQHandler
386
  .thumb_set I2C2_EV_IRQHandler,Default_Handler
387
 
388
  .weak I2C2_ER_IRQHandler
389
  .thumb_set I2C2_ER_IRQHandler,Default_Handler
390
 
391
  .weak SPI1_IRQHandler
392
  .thumb_set SPI1_IRQHandler,Default_Handler
393
 
394
  .weak SPI2_IRQHandler
395
  .thumb_set SPI2_IRQHandler,Default_Handler
396
 
397
  .weak USART1_IRQHandler
398
  .thumb_set USART1_IRQHandler,Default_Handler
399
 
400
  .weak USART2_IRQHandler
401
  .thumb_set USART2_IRQHandler,Default_Handler
402
 
403
  .weak USART3_IRQHandler
404
  .thumb_set USART3_IRQHandler,Default_Handler
405
 
406
  .weak EXTI15_10_IRQHandler
407
  .thumb_set EXTI15_10_IRQHandler,Default_Handler
408
 
409
  .weak RTC_Alarm_IRQHandler
410
  .thumb_set RTC_Alarm_IRQHandler,Default_Handler
411
 
412
  .weak OTG_FS_WKUP_IRQHandler
413
  .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
414
 
415
  .weak TIM5_IRQHandler
416
  .thumb_set TIM5_IRQHandler,Default_Handler
417
 
418
  .weak SPI3_IRQHandler
419
  .thumb_set SPI3_IRQHandler,Default_Handler
420
 
421
  .weak UART4_IRQHandler
422
  .thumb_set UART4_IRQHandler,Default_Handler
423
 
424
  .weak UART5_IRQHandler
425
  .thumb_set UART5_IRQHandler,Default_Handler
426
 
427
  .weak TIM6_IRQHandler
428
  .thumb_set TIM6_IRQHandler,Default_Handler
429
 
430
  .weak TIM7_IRQHandler
431
  .thumb_set TIM7_IRQHandler,Default_Handler
432
 
433
  .weak DMA2_Channel1_IRQHandler
434
  .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
435
 
436
  .weak DMA2_Channel2_IRQHandler
437
  .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
438
 
439
  .weak DMA2_Channel3_IRQHandler
440
  .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
441
 
442
  .weak DMA2_Channel4_IRQHandler
443
  .thumb_set DMA2_Channel4_IRQHandler,Default_Handler
444
 
445
  .weak DMA2_Channel5_IRQHandler
446
  .thumb_set DMA2_Channel5_IRQHandler,Default_Handler
447
 
448
  .weak CAN2_TX_IRQHandler
449
  .thumb_set CAN2_TX_IRQHandler,Default_Handler
450
 
451
  .weak CAN2_RX0_IRQHandler
452
  .thumb_set CAN2_RX0_IRQHandler,Default_Handler
453
 
454
  .weak CAN2_RX1_IRQHandler
455
  .thumb_set CAN2_RX1_IRQHandler,Default_Handler
456
 
457
  .weak CAN2_SCE_IRQHandler
458
  .thumb_set CAN2_SCE_IRQHandler,Default_Handler
459
 
460
  .weak OTG_FS_IRQHandler
461
  .thumb_set OTG_FS_IRQHandler ,Default_Handler
462
 
463
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/