Go to most recent revision | Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 2 | mjames | 1 | /** |
| 2 | ****************************************************************************** |
||
| 3 | * @file stm32f101x6.h |
||
| 4 | * @author MCD Application Team |
||
| 5 | * @version V4.0.1 |
||
| 6 | * @date 31-July-2015 |
||
| 7 | * @brief CMSIS Cortex-M3 Device Peripheral Access Layer Header File. |
||
| 8 | * This file contains all the peripheral register's definitions, bits |
||
| 9 | * definitions and memory mapping for STM32F1xx devices. |
||
| 10 | * |
||
| 11 | * This file contains: |
||
| 12 | * - Data structures and the address mapping for all peripherals |
||
| 13 | * - Peripheral's registers declarations and bits definition |
||
| 14 | * - Macros to access peripheral’s registers hardware |
||
| 15 | * |
||
| 16 | ****************************************************************************** |
||
| 17 | * @attention |
||
| 18 | * |
||
| 19 | * <h2><center>© COPYRIGHT(c) 2015 STMicroelectronics</center></h2> |
||
| 20 | * |
||
| 21 | * Redistribution and use in source and binary forms, with or without modification, |
||
| 22 | * are permitted provided that the following conditions are met: |
||
| 23 | * 1. Redistributions of source code must retain the above copyright notice, |
||
| 24 | * this list of conditions and the following disclaimer. |
||
| 25 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
||
| 26 | * this list of conditions and the following disclaimer in the documentation |
||
| 27 | * and/or other materials provided with the distribution. |
||
| 28 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
||
| 29 | * may be used to endorse or promote products derived from this software |
||
| 30 | * without specific prior written permission. |
||
| 31 | * |
||
| 32 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
||
| 33 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
||
| 34 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
||
| 35 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
||
| 36 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
||
| 37 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
||
| 38 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
||
| 39 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
||
| 40 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
||
| 41 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
| 42 | * |
||
| 43 | ****************************************************************************** |
||
| 44 | */ |
||
| 45 | |||
| 46 | |||
| 47 | /** @addtogroup CMSIS |
||
| 48 | * @{ |
||
| 49 | */ |
||
| 50 | |||
| 51 | /** @addtogroup stm32f101x6 |
||
| 52 | * @{ |
||
| 53 | */ |
||
| 54 | |||
| 55 | #ifndef __STM32F101x6_H |
||
| 56 | #define __STM32F101x6_H |
||
| 57 | |||
| 58 | #ifdef __cplusplus |
||
| 59 | extern "C" { |
||
| 60 | #endif |
||
| 61 | |||
| 62 | /** @addtogroup Configuration_section_for_CMSIS |
||
| 63 | * @{ |
||
| 64 | */ |
||
| 65 | /** |
||
| 66 | * @brief Configuration of the Cortex-M3 Processor and Core Peripherals |
||
| 67 | */ |
||
| 68 | #define __MPU_PRESENT 0 /*!< Other STM32 devices does not provide an MPU */ |
||
| 69 | #define __CM3_REV 0x0200 /*!< Core Revision r2p0 */ |
||
| 70 | #define __NVIC_PRIO_BITS 4 /*!< STM32 uses 4 Bits for the Priority Levels */ |
||
| 71 | #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ |
||
| 72 | |||
| 73 | /** |
||
| 74 | * @} |
||
| 75 | */ |
||
| 76 | |||
| 77 | /** @addtogroup Peripheral_interrupt_number_definition |
||
| 78 | * @{ |
||
| 79 | */ |
||
| 80 | |||
| 81 | /** |
||
| 82 | * @brief STM32F10x Interrupt Number Definition, according to the selected device |
||
| 83 | * in @ref Library_configuration_section |
||
| 84 | */ |
||
| 85 | |||
| 86 | /*!< Interrupt Number Definition */ |
||
| 87 | typedef enum |
||
| 88 | { |
||
| 89 | /****** Cortex-M3 Processor Exceptions Numbers ***************************************************/ |
||
| 90 | NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ |
||
| 91 | MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */ |
||
| 92 | BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */ |
||
| 93 | UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */ |
||
| 94 | SVCall_IRQn = -5, /*!< 11 Cortex-M3 SV Call Interrupt */ |
||
| 95 | DebugMonitor_IRQn = -4, /*!< 12 Cortex-M3 Debug Monitor Interrupt */ |
||
| 96 | PendSV_IRQn = -2, /*!< 14 Cortex-M3 Pend SV Interrupt */ |
||
| 97 | SysTick_IRQn = -1, /*!< 15 Cortex-M3 System Tick Interrupt */ |
||
| 98 | |||
| 99 | /****** STM32 specific Interrupt Numbers *********************************************************/ |
||
| 100 | WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ |
||
| 101 | PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */ |
||
| 102 | TAMPER_IRQn = 2, /*!< Tamper Interrupt */ |
||
| 103 | RTC_IRQn = 3, /*!< RTC global Interrupt */ |
||
| 104 | FLASH_IRQn = 4, /*!< FLASH global Interrupt */ |
||
| 105 | RCC_IRQn = 5, /*!< RCC global Interrupt */ |
||
| 106 | EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ |
||
| 107 | EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ |
||
| 108 | EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ |
||
| 109 | EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ |
||
| 110 | EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ |
||
| 111 | DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */ |
||
| 112 | DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */ |
||
| 113 | DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */ |
||
| 114 | DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */ |
||
| 115 | DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */ |
||
| 116 | DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */ |
||
| 117 | DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */ |
||
| 118 | ADC1_IRQn = 18, /*!< ADC1 global Interrupt */ |
||
| 119 | EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ |
||
| 120 | TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ |
||
| 121 | TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ |
||
| 122 | I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ |
||
| 123 | I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ |
||
| 124 | SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ |
||
| 125 | USART1_IRQn = 37, /*!< USART1 global Interrupt */ |
||
| 126 | USART2_IRQn = 38, /*!< USART2 global Interrupt */ |
||
| 127 | EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ |
||
| 128 | RTC_Alarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */ |
||
| 129 | } IRQn_Type; |
||
| 130 | |||
| 131 | |||
| 132 | /** |
||
| 133 | * @} |
||
| 134 | */ |
||
| 135 | |||
| 136 | #include "core_cm3.h" |
||
| 137 | #include "system_stm32f1xx.h" |
||
| 138 | #include <stdint.h> |
||
| 139 | |||
| 140 | /** @addtogroup Peripheral_registers_structures |
||
| 141 | * @{ |
||
| 142 | */ |
||
| 143 | |||
| 144 | /** |
||
| 145 | * @brief Analog to Digital Converter |
||
| 146 | */ |
||
| 147 | |||
| 148 | typedef struct |
||
| 149 | { |
||
| 150 | __IO uint32_t SR; |
||
| 151 | __IO uint32_t CR1; |
||
| 152 | __IO uint32_t CR2; |
||
| 153 | __IO uint32_t SMPR1; |
||
| 154 | __IO uint32_t SMPR2; |
||
| 155 | __IO uint32_t JOFR1; |
||
| 156 | __IO uint32_t JOFR2; |
||
| 157 | __IO uint32_t JOFR3; |
||
| 158 | __IO uint32_t JOFR4; |
||
| 159 | __IO uint32_t HTR; |
||
| 160 | __IO uint32_t LTR; |
||
| 161 | __IO uint32_t SQR1; |
||
| 162 | __IO uint32_t SQR2; |
||
| 163 | __IO uint32_t SQR3; |
||
| 164 | __IO uint32_t JSQR; |
||
| 165 | __IO uint32_t JDR1; |
||
| 166 | __IO uint32_t JDR2; |
||
| 167 | __IO uint32_t JDR3; |
||
| 168 | __IO uint32_t JDR4; |
||
| 169 | __IO uint32_t DR; |
||
| 170 | } ADC_TypeDef; |
||
| 171 | |||
| 172 | /** |
||
| 173 | * @brief Backup Registers |
||
| 174 | */ |
||
| 175 | |||
| 176 | typedef struct |
||
| 177 | { |
||
| 178 | uint32_t RESERVED0; |
||
| 179 | __IO uint32_t DR1; |
||
| 180 | __IO uint32_t DR2; |
||
| 181 | __IO uint32_t DR3; |
||
| 182 | __IO uint32_t DR4; |
||
| 183 | __IO uint32_t DR5; |
||
| 184 | __IO uint32_t DR6; |
||
| 185 | __IO uint32_t DR7; |
||
| 186 | __IO uint32_t DR8; |
||
| 187 | __IO uint32_t DR9; |
||
| 188 | __IO uint32_t DR10; |
||
| 189 | __IO uint32_t RTCCR; |
||
| 190 | __IO uint32_t CR; |
||
| 191 | __IO uint32_t CSR; |
||
| 192 | } BKP_TypeDef; |
||
| 193 | |||
| 194 | |||
| 195 | /** |
||
| 196 | * @brief CRC calculation unit |
||
| 197 | */ |
||
| 198 | |||
| 199 | typedef struct |
||
| 200 | { |
||
| 201 | __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ |
||
| 202 | __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ |
||
| 203 | uint8_t RESERVED0; /*!< Reserved, Address offset: 0x05 */ |
||
| 204 | uint16_t RESERVED1; /*!< Reserved, Address offset: 0x06 */ |
||
| 205 | __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ |
||
| 206 | } CRC_TypeDef; |
||
| 207 | |||
| 208 | |||
| 209 | /** |
||
| 210 | * @brief Debug MCU |
||
| 211 | */ |
||
| 212 | |||
| 213 | typedef struct |
||
| 214 | { |
||
| 215 | __IO uint32_t IDCODE; |
||
| 216 | __IO uint32_t CR; |
||
| 217 | }DBGMCU_TypeDef; |
||
| 218 | |||
| 219 | /** |
||
| 220 | * @brief DMA Controller |
||
| 221 | */ |
||
| 222 | |||
| 223 | typedef struct |
||
| 224 | { |
||
| 225 | __IO uint32_t CCR; |
||
| 226 | __IO uint32_t CNDTR; |
||
| 227 | __IO uint32_t CPAR; |
||
| 228 | __IO uint32_t CMAR; |
||
| 229 | } DMA_Channel_TypeDef; |
||
| 230 | |||
| 231 | typedef struct |
||
| 232 | { |
||
| 233 | __IO uint32_t ISR; |
||
| 234 | __IO uint32_t IFCR; |
||
| 235 | } DMA_TypeDef; |
||
| 236 | |||
| 237 | |||
| 238 | |||
| 239 | /** |
||
| 240 | * @brief External Interrupt/Event Controller |
||
| 241 | */ |
||
| 242 | |||
| 243 | typedef struct |
||
| 244 | { |
||
| 245 | __IO uint32_t IMR; |
||
| 246 | __IO uint32_t EMR; |
||
| 247 | __IO uint32_t RTSR; |
||
| 248 | __IO uint32_t FTSR; |
||
| 249 | __IO uint32_t SWIER; |
||
| 250 | __IO uint32_t PR; |
||
| 251 | } EXTI_TypeDef; |
||
| 252 | |||
| 253 | /** |
||
| 254 | * @brief FLASH Registers |
||
| 255 | */ |
||
| 256 | |||
| 257 | typedef struct |
||
| 258 | { |
||
| 259 | __IO uint32_t ACR; |
||
| 260 | __IO uint32_t KEYR; |
||
| 261 | __IO uint32_t OPTKEYR; |
||
| 262 | __IO uint32_t SR; |
||
| 263 | __IO uint32_t CR; |
||
| 264 | __IO uint32_t AR; |
||
| 265 | __IO uint32_t RESERVED; |
||
| 266 | __IO uint32_t OBR; |
||
| 267 | __IO uint32_t WRPR; |
||
| 268 | } FLASH_TypeDef; |
||
| 269 | |||
| 270 | /** |
||
| 271 | * @brief Option Bytes Registers |
||
| 272 | */ |
||
| 273 | |||
| 274 | typedef struct |
||
| 275 | { |
||
| 276 | __IO uint16_t RDP; |
||
| 277 | __IO uint16_t USER; |
||
| 278 | __IO uint16_t Data0; |
||
| 279 | __IO uint16_t Data1; |
||
| 280 | __IO uint16_t WRP0; |
||
| 281 | __IO uint16_t WRP1; |
||
| 282 | __IO uint16_t WRP2; |
||
| 283 | __IO uint16_t WRP3; |
||
| 284 | } OB_TypeDef; |
||
| 285 | |||
| 286 | /** |
||
| 287 | * @brief General Purpose I/O |
||
| 288 | */ |
||
| 289 | |||
| 290 | typedef struct |
||
| 291 | { |
||
| 292 | __IO uint32_t CRL; |
||
| 293 | __IO uint32_t CRH; |
||
| 294 | __IO uint32_t IDR; |
||
| 295 | __IO uint32_t ODR; |
||
| 296 | __IO uint32_t BSRR; |
||
| 297 | __IO uint32_t BRR; |
||
| 298 | __IO uint32_t LCKR; |
||
| 299 | } GPIO_TypeDef; |
||
| 300 | |||
| 301 | /** |
||
| 302 | * @brief Alternate Function I/O |
||
| 303 | */ |
||
| 304 | |||
| 305 | typedef struct |
||
| 306 | { |
||
| 307 | __IO uint32_t EVCR; |
||
| 308 | __IO uint32_t MAPR; |
||
| 309 | __IO uint32_t EXTICR[4]; |
||
| 310 | uint32_t RESERVED0; |
||
| 311 | __IO uint32_t MAPR2; |
||
| 312 | } AFIO_TypeDef; |
||
| 313 | /** |
||
| 314 | * @brief Inter Integrated Circuit Interface |
||
| 315 | */ |
||
| 316 | |||
| 317 | typedef struct |
||
| 318 | { |
||
| 319 | __IO uint32_t CR1; |
||
| 320 | __IO uint32_t CR2; |
||
| 321 | __IO uint32_t OAR1; |
||
| 322 | __IO uint32_t OAR2; |
||
| 323 | __IO uint32_t DR; |
||
| 324 | __IO uint32_t SR1; |
||
| 325 | __IO uint32_t SR2; |
||
| 326 | __IO uint32_t CCR; |
||
| 327 | __IO uint32_t TRISE; |
||
| 328 | } I2C_TypeDef; |
||
| 329 | |||
| 330 | /** |
||
| 331 | * @brief Independent WATCHDOG |
||
| 332 | */ |
||
| 333 | |||
| 334 | typedef struct |
||
| 335 | { |
||
| 336 | __IO uint32_t KR; /*!< Key register, Address offset: 0x00 */ |
||
| 337 | __IO uint32_t PR; /*!< Prescaler register, Address offset: 0x04 */ |
||
| 338 | __IO uint32_t RLR; /*!< Reload register, Address offset: 0x08 */ |
||
| 339 | __IO uint32_t SR; /*!< Status register, Address offset: 0x0C */ |
||
| 340 | } IWDG_TypeDef; |
||
| 341 | |||
| 342 | /** |
||
| 343 | * @brief Power Control |
||
| 344 | */ |
||
| 345 | |||
| 346 | typedef struct |
||
| 347 | { |
||
| 348 | __IO uint32_t CR; |
||
| 349 | __IO uint32_t CSR; |
||
| 350 | } PWR_TypeDef; |
||
| 351 | |||
| 352 | /** |
||
| 353 | * @brief Reset and Clock Control |
||
| 354 | */ |
||
| 355 | |||
| 356 | typedef struct |
||
| 357 | { |
||
| 358 | __IO uint32_t CR; |
||
| 359 | __IO uint32_t CFGR; |
||
| 360 | __IO uint32_t CIR; |
||
| 361 | __IO uint32_t APB2RSTR; |
||
| 362 | __IO uint32_t APB1RSTR; |
||
| 363 | __IO uint32_t AHBENR; |
||
| 364 | __IO uint32_t APB2ENR; |
||
| 365 | __IO uint32_t APB1ENR; |
||
| 366 | __IO uint32_t BDCR; |
||
| 367 | __IO uint32_t CSR; |
||
| 368 | |||
| 369 | |||
| 370 | } RCC_TypeDef; |
||
| 371 | |||
| 372 | /** |
||
| 373 | * @brief Real-Time Clock |
||
| 374 | */ |
||
| 375 | |||
| 376 | typedef struct |
||
| 377 | { |
||
| 378 | __IO uint32_t CRH; |
||
| 379 | __IO uint32_t CRL; |
||
| 380 | __IO uint32_t PRLH; |
||
| 381 | __IO uint32_t PRLL; |
||
| 382 | __IO uint32_t DIVH; |
||
| 383 | __IO uint32_t DIVL; |
||
| 384 | __IO uint32_t CNTH; |
||
| 385 | __IO uint32_t CNTL; |
||
| 386 | __IO uint32_t ALRH; |
||
| 387 | __IO uint32_t ALRL; |
||
| 388 | } RTC_TypeDef; |
||
| 389 | |||
| 390 | /** |
||
| 391 | * @brief SD host Interface |
||
| 392 | */ |
||
| 393 | |||
| 394 | typedef struct |
||
| 395 | { |
||
| 396 | __IO uint32_t POWER; |
||
| 397 | __IO uint32_t CLKCR; |
||
| 398 | __IO uint32_t ARG; |
||
| 399 | __IO uint32_t CMD; |
||
| 400 | __I uint32_t RESPCMD; |
||
| 401 | __I uint32_t RESP1; |
||
| 402 | __I uint32_t RESP2; |
||
| 403 | __I uint32_t RESP3; |
||
| 404 | __I uint32_t RESP4; |
||
| 405 | __IO uint32_t DTIMER; |
||
| 406 | __IO uint32_t DLEN; |
||
| 407 | __IO uint32_t DCTRL; |
||
| 408 | __I uint32_t DCOUNT; |
||
| 409 | __I uint32_t STA; |
||
| 410 | __IO uint32_t ICR; |
||
| 411 | __IO uint32_t MASK; |
||
| 412 | uint32_t RESERVED0[2]; |
||
| 413 | __I uint32_t FIFOCNT; |
||
| 414 | uint32_t RESERVED1[13]; |
||
| 415 | __IO uint32_t FIFO; |
||
| 416 | } SDIO_TypeDef; |
||
| 417 | |||
| 418 | /** |
||
| 419 | * @brief Serial Peripheral Interface |
||
| 420 | */ |
||
| 421 | |||
| 422 | typedef struct |
||
| 423 | { |
||
| 424 | __IO uint32_t CR1; |
||
| 425 | __IO uint32_t CR2; |
||
| 426 | __IO uint32_t SR; |
||
| 427 | __IO uint32_t DR; |
||
| 428 | __IO uint32_t CRCPR; |
||
| 429 | __IO uint32_t RXCRCR; |
||
| 430 | __IO uint32_t TXCRCR; |
||
| 431 | __IO uint32_t I2SCFGR; |
||
| 432 | } SPI_TypeDef; |
||
| 433 | |||
| 434 | /** |
||
| 435 | * @brief TIM Timers |
||
| 436 | */ |
||
| 437 | typedef struct |
||
| 438 | { |
||
| 439 | __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ |
||
| 440 | __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ |
||
| 441 | __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */ |
||
| 442 | __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ |
||
| 443 | __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ |
||
| 444 | __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ |
||
| 445 | __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ |
||
| 446 | __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ |
||
| 447 | __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ |
||
| 448 | __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ |
||
| 449 | __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ |
||
| 450 | __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ |
||
| 451 | __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ |
||
| 452 | __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ |
||
| 453 | __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ |
||
| 454 | __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ |
||
| 455 | __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ |
||
| 456 | __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ |
||
| 457 | __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ |
||
| 458 | __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */ |
||
| 459 | __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ |
||
| 460 | }TIM_TypeDef; |
||
| 461 | |||
| 462 | |||
| 463 | /** |
||
| 464 | * @brief Universal Synchronous Asynchronous Receiver Transmitter |
||
| 465 | */ |
||
| 466 | |||
| 467 | typedef struct |
||
| 468 | { |
||
| 469 | __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */ |
||
| 470 | __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */ |
||
| 471 | __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */ |
||
| 472 | __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */ |
||
| 473 | __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */ |
||
| 474 | __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */ |
||
| 475 | __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */ |
||
| 476 | } USART_TypeDef; |
||
| 477 | |||
| 478 | |||
| 479 | |||
| 480 | /** |
||
| 481 | * @brief Window WATCHDOG |
||
| 482 | */ |
||
| 483 | |||
| 484 | typedef struct |
||
| 485 | { |
||
| 486 | __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ |
||
| 487 | __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ |
||
| 488 | __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ |
||
| 489 | } WWDG_TypeDef; |
||
| 490 | |||
| 491 | /** |
||
| 492 | * @} |
||
| 493 | */ |
||
| 494 | |||
| 495 | /** @addtogroup Peripheral_memory_map |
||
| 496 | * @{ |
||
| 497 | */ |
||
| 498 | |||
| 499 | |||
| 500 | #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */ |
||
| 501 | #define FLASH_BANK1_END ((uint32_t)0x08007FFF) /*!< FLASH END address of bank1 */ |
||
| 502 | #define SRAM_BASE ((uint32_t)0x20000000) /*!< SRAM base address in the alias region */ |
||
| 503 | #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */ |
||
| 504 | |||
| 505 | #define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM base address in the bit-band region */ |
||
| 506 | #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */ |
||
| 507 | |||
| 508 | |||
| 509 | /*!< Peripheral memory map */ |
||
| 510 | #define APB1PERIPH_BASE PERIPH_BASE |
||
| 511 | #define APB2PERIPH_BASE (PERIPH_BASE + 0x10000) |
||
| 512 | #define AHBPERIPH_BASE (PERIPH_BASE + 0x20000) |
||
| 513 | |||
| 514 | #define TIM2_BASE (APB1PERIPH_BASE + 0x0000) |
||
| 515 | #define TIM3_BASE (APB1PERIPH_BASE + 0x0400) |
||
| 516 | #define RTC_BASE (APB1PERIPH_BASE + 0x2800) |
||
| 517 | #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00) |
||
| 518 | #define IWDG_BASE (APB1PERIPH_BASE + 0x3000) |
||
| 519 | #define USART2_BASE (APB1PERIPH_BASE + 0x4400) |
||
| 520 | #define I2C1_BASE (APB1PERIPH_BASE + 0x5400) |
||
| 521 | #define BKP_BASE (APB1PERIPH_BASE + 0x6C00) |
||
| 522 | #define PWR_BASE (APB1PERIPH_BASE + 0x7000) |
||
| 523 | #define AFIO_BASE (APB2PERIPH_BASE + 0x0000) |
||
| 524 | #define EXTI_BASE (APB2PERIPH_BASE + 0x0400) |
||
| 525 | #define GPIOA_BASE (APB2PERIPH_BASE + 0x0800) |
||
| 526 | #define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00) |
||
| 527 | #define GPIOC_BASE (APB2PERIPH_BASE + 0x1000) |
||
| 528 | #define GPIOD_BASE (APB2PERIPH_BASE + 0x1400) |
||
| 529 | #define ADC1_BASE (APB2PERIPH_BASE + 0x2400) |
||
| 530 | #define SPI1_BASE (APB2PERIPH_BASE + 0x3000) |
||
| 531 | #define USART1_BASE (APB2PERIPH_BASE + 0x3800) |
||
| 532 | |||
| 533 | #define SDIO_BASE (PERIPH_BASE + 0x18000) |
||
| 534 | |||
| 535 | #define DMA1_BASE (AHBPERIPH_BASE + 0x0000) |
||
| 536 | #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) |
||
| 537 | #define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C) |
||
| 538 | #define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030) |
||
| 539 | #define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044) |
||
| 540 | #define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058) |
||
| 541 | #define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C) |
||
| 542 | #define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080) |
||
| 543 | #define RCC_BASE (AHBPERIPH_BASE + 0x1000) |
||
| 544 | #define CRC_BASE (AHBPERIPH_BASE + 0x3000) |
||
| 545 | |||
| 546 | #define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) /*!< Flash registers base address */ |
||
| 547 | #define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */ |
||
| 548 | |||
| 549 | |||
| 550 | |||
| 551 | #define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */ |
||
| 552 | |||
| 553 | |||
| 554 | |||
| 555 | /** |
||
| 556 | * @} |
||
| 557 | */ |
||
| 558 | |||
| 559 | /** @addtogroup Peripheral_declaration |
||
| 560 | * @{ |
||
| 561 | */ |
||
| 562 | |||
| 563 | #define TIM2 ((TIM_TypeDef *) TIM2_BASE) |
||
| 564 | #define TIM3 ((TIM_TypeDef *) TIM3_BASE) |
||
| 565 | #define RTC ((RTC_TypeDef *) RTC_BASE) |
||
| 566 | #define WWDG ((WWDG_TypeDef *) WWDG_BASE) |
||
| 567 | #define IWDG ((IWDG_TypeDef *) IWDG_BASE) |
||
| 568 | #define USART2 ((USART_TypeDef *) USART2_BASE) |
||
| 569 | #define I2C1 ((I2C_TypeDef *) I2C1_BASE) |
||
| 570 | #define BKP ((BKP_TypeDef *) BKP_BASE) |
||
| 571 | #define PWR ((PWR_TypeDef *) PWR_BASE) |
||
| 572 | #define AFIO ((AFIO_TypeDef *) AFIO_BASE) |
||
| 573 | #define EXTI ((EXTI_TypeDef *) EXTI_BASE) |
||
| 574 | #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) |
||
| 575 | #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) |
||
| 576 | #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) |
||
| 577 | #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) |
||
| 578 | #define ADC1 ((ADC_TypeDef *) ADC1_BASE) |
||
| 579 | #define SPI1 ((SPI_TypeDef *) SPI1_BASE) |
||
| 580 | #define USART1 ((USART_TypeDef *) USART1_BASE) |
||
| 581 | #define SDIO ((SDIO_TypeDef *) SDIO_BASE) |
||
| 582 | #define DMA1 ((DMA_TypeDef *) DMA1_BASE) |
||
| 583 | #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) |
||
| 584 | #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) |
||
| 585 | #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) |
||
| 586 | #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) |
||
| 587 | #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) |
||
| 588 | #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) |
||
| 589 | #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) |
||
| 590 | #define RCC ((RCC_TypeDef *) RCC_BASE) |
||
| 591 | #define CRC ((CRC_TypeDef *) CRC_BASE) |
||
| 592 | #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) |
||
| 593 | #define OB ((OB_TypeDef *) OB_BASE) |
||
| 594 | #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) |
||
| 595 | |||
| 596 | |||
| 597 | /** |
||
| 598 | * @} |
||
| 599 | */ |
||
| 600 | |||
| 601 | /** @addtogroup Exported_constants |
||
| 602 | * @{ |
||
| 603 | */ |
||
| 604 | |||
| 605 | /** @addtogroup Peripheral_Registers_Bits_Definition |
||
| 606 | * @{ |
||
| 607 | */ |
||
| 608 | |||
| 609 | /******************************************************************************/ |
||
| 610 | /* Peripheral Registers_Bits_Definition */ |
||
| 611 | /******************************************************************************/ |
||
| 612 | |||
| 613 | /******************************************************************************/ |
||
| 614 | /* */ |
||
| 615 | /* CRC calculation unit (CRC) */ |
||
| 616 | /* */ |
||
| 617 | /******************************************************************************/ |
||
| 618 | |||
| 619 | /******************* Bit definition for CRC_DR register *********************/ |
||
| 620 | #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */ |
||
| 621 | |||
| 622 | /******************* Bit definition for CRC_IDR register ********************/ |
||
| 623 | #define CRC_IDR_IDR ((uint32_t)0xFF) /*!< General-purpose 8-bit data register bits */ |
||
| 624 | |||
| 625 | /******************** Bit definition for CRC_CR register ********************/ |
||
| 626 | #define CRC_CR_RESET ((uint32_t)0x00000001) /*!< RESET bit */ |
||
| 627 | |||
| 628 | /******************************************************************************/ |
||
| 629 | /* */ |
||
| 630 | /* Power Control */ |
||
| 631 | /* */ |
||
| 632 | /******************************************************************************/ |
||
| 633 | |||
| 634 | /******************** Bit definition for PWR_CR register ********************/ |
||
| 635 | #define PWR_CR_LPDS ((uint32_t)0x00000001) /*!< Low-Power Deepsleep */ |
||
| 636 | #define PWR_CR_PDDS ((uint32_t)0x00000002) /*!< Power Down Deepsleep */ |
||
| 637 | #define PWR_CR_CWUF ((uint32_t)0x00000004) /*!< Clear Wakeup Flag */ |
||
| 638 | #define PWR_CR_CSBF ((uint32_t)0x00000008) /*!< Clear Standby Flag */ |
||
| 639 | #define PWR_CR_PVDE ((uint32_t)0x00000010) /*!< Power Voltage Detector Enable */ |
||
| 640 | |||
| 641 | #define PWR_CR_PLS ((uint32_t)0x000000E0) /*!< PLS[2:0] bits (PVD Level Selection) */ |
||
| 642 | #define PWR_CR_PLS_0 ((uint32_t)0x00000020) /*!< Bit 0 */ |
||
| 643 | #define PWR_CR_PLS_1 ((uint32_t)0x00000040) /*!< Bit 1 */ |
||
| 644 | #define PWR_CR_PLS_2 ((uint32_t)0x00000080) /*!< Bit 2 */ |
||
| 645 | |||
| 646 | /*!< PVD level configuration */ |
||
| 647 | #define PWR_CR_PLS_2V2 ((uint32_t)0x00000000) /*!< PVD level 2.2V */ |
||
| 648 | #define PWR_CR_PLS_2V3 ((uint32_t)0x00000020) /*!< PVD level 2.3V */ |
||
| 649 | #define PWR_CR_PLS_2V4 ((uint32_t)0x00000040) /*!< PVD level 2.4V */ |
||
| 650 | #define PWR_CR_PLS_2V5 ((uint32_t)0x00000060) /*!< PVD level 2.5V */ |
||
| 651 | #define PWR_CR_PLS_2V6 ((uint32_t)0x00000080) /*!< PVD level 2.6V */ |
||
| 652 | #define PWR_CR_PLS_2V7 ((uint32_t)0x000000A0) /*!< PVD level 2.7V */ |
||
| 653 | #define PWR_CR_PLS_2V8 ((uint32_t)0x000000C0) /*!< PVD level 2.8V */ |
||
| 654 | #define PWR_CR_PLS_2V9 ((uint32_t)0x000000E0) /*!< PVD level 2.9V */ |
||
| 655 | |||
| 656 | #define PWR_CR_DBP ((uint32_t)0x00000100) /*!< Disable Backup Domain write protection */ |
||
| 657 | |||
| 658 | |||
| 659 | /******************* Bit definition for PWR_CSR register ********************/ |
||
| 660 | #define PWR_CSR_WUF ((uint32_t)0x00000001) /*!< Wakeup Flag */ |
||
| 661 | #define PWR_CSR_SBF ((uint32_t)0x00000002) /*!< Standby Flag */ |
||
| 662 | #define PWR_CSR_PVDO ((uint32_t)0x00000004) /*!< PVD Output */ |
||
| 663 | #define PWR_CSR_EWUP ((uint32_t)0x00000100) /*!< Enable WKUP pin */ |
||
| 664 | |||
| 665 | /******************************************************************************/ |
||
| 666 | /* */ |
||
| 667 | /* Backup registers */ |
||
| 668 | /* */ |
||
| 669 | /******************************************************************************/ |
||
| 670 | |||
| 671 | /******************* Bit definition for BKP_DR1 register ********************/ |
||
| 672 | #define BKP_DR1_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 673 | |||
| 674 | /******************* Bit definition for BKP_DR2 register ********************/ |
||
| 675 | #define BKP_DR2_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 676 | |||
| 677 | /******************* Bit definition for BKP_DR3 register ********************/ |
||
| 678 | #define BKP_DR3_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 679 | |||
| 680 | /******************* Bit definition for BKP_DR4 register ********************/ |
||
| 681 | #define BKP_DR4_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 682 | |||
| 683 | /******************* Bit definition for BKP_DR5 register ********************/ |
||
| 684 | #define BKP_DR5_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 685 | |||
| 686 | /******************* Bit definition for BKP_DR6 register ********************/ |
||
| 687 | #define BKP_DR6_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 688 | |||
| 689 | /******************* Bit definition for BKP_DR7 register ********************/ |
||
| 690 | #define BKP_DR7_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 691 | |||
| 692 | /******************* Bit definition for BKP_DR8 register ********************/ |
||
| 693 | #define BKP_DR8_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 694 | |||
| 695 | /******************* Bit definition for BKP_DR9 register ********************/ |
||
| 696 | #define BKP_DR9_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 697 | |||
| 698 | /******************* Bit definition for BKP_DR10 register *******************/ |
||
| 699 | #define BKP_DR10_D ((uint32_t)0x0000FFFF) /*!< Backup data */ |
||
| 700 | |||
| 701 | #define RTC_BKP_NUMBER 10 |
||
| 702 | |||
| 703 | /****************** Bit definition for BKP_RTCCR register *******************/ |
||
| 704 | #define BKP_RTCCR_CAL ((uint32_t)0x0000007F) /*!< Calibration value */ |
||
| 705 | #define BKP_RTCCR_CCO ((uint32_t)0x00000080) /*!< Calibration Clock Output */ |
||
| 706 | #define BKP_RTCCR_ASOE ((uint32_t)0x00000100) /*!< Alarm or Second Output Enable */ |
||
| 707 | #define BKP_RTCCR_ASOS ((uint32_t)0x00000200) /*!< Alarm or Second Output Selection */ |
||
| 708 | |||
| 709 | /******************** Bit definition for BKP_CR register ********************/ |
||
| 710 | #define BKP_CR_TPE ((uint32_t)0x00000001) /*!< TAMPER pin enable */ |
||
| 711 | #define BKP_CR_TPAL ((uint32_t)0x00000002) /*!< TAMPER pin active level */ |
||
| 712 | |||
| 713 | /******************* Bit definition for BKP_CSR register ********************/ |
||
| 714 | #define BKP_CSR_CTE ((uint32_t)0x00000001) /*!< Clear Tamper event */ |
||
| 715 | #define BKP_CSR_CTI ((uint32_t)0x00000002) /*!< Clear Tamper Interrupt */ |
||
| 716 | #define BKP_CSR_TPIE ((uint32_t)0x00000004) /*!< TAMPER Pin interrupt enable */ |
||
| 717 | #define BKP_CSR_TEF ((uint32_t)0x00000100) /*!< Tamper Event Flag */ |
||
| 718 | #define BKP_CSR_TIF ((uint32_t)0x00000200) /*!< Tamper Interrupt Flag */ |
||
| 719 | |||
| 720 | /******************************************************************************/ |
||
| 721 | /* */ |
||
| 722 | /* Reset and Clock Control */ |
||
| 723 | /* */ |
||
| 724 | /******************************************************************************/ |
||
| 725 | |||
| 726 | /******************** Bit definition for RCC_CR register ********************/ |
||
| 727 | #define RCC_CR_HSION ((uint32_t)0x00000001) /*!< Internal High Speed clock enable */ |
||
| 728 | #define RCC_CR_HSIRDY ((uint32_t)0x00000002) /*!< Internal High Speed clock ready flag */ |
||
| 729 | #define RCC_CR_HSITRIM ((uint32_t)0x000000F8) /*!< Internal High Speed clock trimming */ |
||
| 730 | #define RCC_CR_HSICAL ((uint32_t)0x0000FF00) /*!< Internal High Speed clock Calibration */ |
||
| 731 | #define RCC_CR_HSEON ((uint32_t)0x00010000) /*!< External High Speed clock enable */ |
||
| 732 | #define RCC_CR_HSERDY ((uint32_t)0x00020000) /*!< External High Speed clock ready flag */ |
||
| 733 | #define RCC_CR_HSEBYP ((uint32_t)0x00040000) /*!< External High Speed clock Bypass */ |
||
| 734 | #define RCC_CR_CSSON ((uint32_t)0x00080000) /*!< Clock Security System enable */ |
||
| 735 | #define RCC_CR_PLLON ((uint32_t)0x01000000) /*!< PLL enable */ |
||
| 736 | #define RCC_CR_PLLRDY ((uint32_t)0x02000000) /*!< PLL clock ready flag */ |
||
| 737 | |||
| 738 | |||
| 739 | /******************* Bit definition for RCC_CFGR register *******************/ |
||
| 740 | /*!< SW configuration */ |
||
| 741 | #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */ |
||
| 742 | #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 743 | #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 744 | |||
| 745 | #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */ |
||
| 746 | #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */ |
||
| 747 | #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */ |
||
| 748 | |||
| 749 | /*!< SWS configuration */ |
||
| 750 | #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */ |
||
| 751 | #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */ |
||
| 752 | #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */ |
||
| 753 | |||
| 754 | #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */ |
||
| 755 | #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */ |
||
| 756 | #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */ |
||
| 757 | |||
| 758 | /*!< HPRE configuration */ |
||
| 759 | #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */ |
||
| 760 | #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */ |
||
| 761 | #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */ |
||
| 762 | #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */ |
||
| 763 | #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */ |
||
| 764 | |||
| 765 | #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */ |
||
| 766 | #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */ |
||
| 767 | #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */ |
||
| 768 | #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */ |
||
| 769 | #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */ |
||
| 770 | #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */ |
||
| 771 | #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */ |
||
| 772 | #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */ |
||
| 773 | #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */ |
||
| 774 | |||
| 775 | /*!< PPRE1 configuration */ |
||
| 776 | #define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!< PRE1[2:0] bits (APB1 prescaler) */ |
||
| 777 | #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 778 | #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 779 | #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!< Bit 2 */ |
||
| 780 | |||
| 781 | #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */ |
||
| 782 | #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */ |
||
| 783 | #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */ |
||
| 784 | #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */ |
||
| 785 | #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */ |
||
| 786 | |||
| 787 | /*!< PPRE2 configuration */ |
||
| 788 | #define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!< PRE2[2:0] bits (APB2 prescaler) */ |
||
| 789 | #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!< Bit 0 */ |
||
| 790 | #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!< Bit 1 */ |
||
| 791 | #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!< Bit 2 */ |
||
| 792 | |||
| 793 | #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */ |
||
| 794 | #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */ |
||
| 795 | #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */ |
||
| 796 | #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */ |
||
| 797 | #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */ |
||
| 798 | |||
| 799 | /*!< ADCPPRE configuration */ |
||
| 800 | #define RCC_CFGR_ADCPRE ((uint32_t)0x0000C000) /*!< ADCPRE[1:0] bits (ADC prescaler) */ |
||
| 801 | #define RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000) /*!< Bit 0 */ |
||
| 802 | #define RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000) /*!< Bit 1 */ |
||
| 803 | |||
| 804 | #define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) /*!< PCLK2 divided by 2 */ |
||
| 805 | #define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) /*!< PCLK2 divided by 4 */ |
||
| 806 | #define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) /*!< PCLK2 divided by 6 */ |
||
| 807 | #define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) /*!< PCLK2 divided by 8 */ |
||
| 808 | |||
| 809 | #define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!< PLL entry clock source */ |
||
| 810 | |||
| 811 | #define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!< HSE divider for PLL entry */ |
||
| 812 | |||
| 813 | /*!< PLLMUL configuration */ |
||
| 814 | #define RCC_CFGR_PLLMULL ((uint32_t)0x003C0000) /*!< PLLMUL[3:0] bits (PLL multiplication factor) */ |
||
| 815 | #define RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000) /*!< Bit 0 */ |
||
| 816 | #define RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000) /*!< Bit 1 */ |
||
| 817 | #define RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000) /*!< Bit 2 */ |
||
| 818 | #define RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000) /*!< Bit 3 */ |
||
| 819 | |||
| 820 | #define RCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000) /*!< HSE clock not divided for PLL entry */ |
||
| 821 | #define RCC_CFGR_PLLXTPRE_HSE_DIV2 ((uint32_t)0x00020000) /*!< HSE clock divided by 2 for PLL entry */ |
||
| 822 | |||
| 823 | #define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */ |
||
| 824 | #define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */ |
||
| 825 | #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */ |
||
| 826 | #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */ |
||
| 827 | #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */ |
||
| 828 | #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */ |
||
| 829 | #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */ |
||
| 830 | #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */ |
||
| 831 | #define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */ |
||
| 832 | #define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */ |
||
| 833 | #define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */ |
||
| 834 | #define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */ |
||
| 835 | #define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */ |
||
| 836 | #define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */ |
||
| 837 | #define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */ |
||
| 838 | |||
| 839 | /*!< MCO configuration */ |
||
| 840 | #define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */ |
||
| 841 | #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */ |
||
| 842 | #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */ |
||
| 843 | #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */ |
||
| 844 | |||
| 845 | #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */ |
||
| 846 | #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */ |
||
| 847 | #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */ |
||
| 848 | #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */ |
||
| 849 | #define RCC_CFGR_MCO_PLLCLK_DIV2 ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */ |
||
| 850 | |||
| 851 | /*!<****************** Bit definition for RCC_CIR register ********************/ |
||
| 852 | #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!< LSI Ready Interrupt flag */ |
||
| 853 | #define RCC_CIR_LSERDYF ((uint32_t)0x00000002) /*!< LSE Ready Interrupt flag */ |
||
| 854 | #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!< HSI Ready Interrupt flag */ |
||
| 855 | #define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!< HSE Ready Interrupt flag */ |
||
| 856 | #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!< PLL Ready Interrupt flag */ |
||
| 857 | #define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!< Clock Security System Interrupt flag */ |
||
| 858 | #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!< LSI Ready Interrupt Enable */ |
||
| 859 | #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200) /*!< LSE Ready Interrupt Enable */ |
||
| 860 | #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!< HSI Ready Interrupt Enable */ |
||
| 861 | #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!< HSE Ready Interrupt Enable */ |
||
| 862 | #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!< PLL Ready Interrupt Enable */ |
||
| 863 | #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!< LSI Ready Interrupt Clear */ |
||
| 864 | #define RCC_CIR_LSERDYC ((uint32_t)0x00020000) /*!< LSE Ready Interrupt Clear */ |
||
| 865 | #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!< HSI Ready Interrupt Clear */ |
||
| 866 | #define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!< HSE Ready Interrupt Clear */ |
||
| 867 | #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!< PLL Ready Interrupt Clear */ |
||
| 868 | #define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!< Clock Security System Interrupt Clear */ |
||
| 869 | |||
| 870 | |||
| 871 | /***************** Bit definition for RCC_APB2RSTR register *****************/ |
||
| 872 | #define RCC_APB2RSTR_AFIORST ((uint32_t)0x00000001) /*!< Alternate Function I/O reset */ |
||
| 873 | #define RCC_APB2RSTR_IOPARST ((uint32_t)0x00000004) /*!< I/O port A reset */ |
||
| 874 | #define RCC_APB2RSTR_IOPBRST ((uint32_t)0x00000008) /*!< I/O port B reset */ |
||
| 875 | #define RCC_APB2RSTR_IOPCRST ((uint32_t)0x00000010) /*!< I/O port C reset */ |
||
| 876 | #define RCC_APB2RSTR_IOPDRST ((uint32_t)0x00000020) /*!< I/O port D reset */ |
||
| 877 | #define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) /*!< ADC 1 interface reset */ |
||
| 878 | |||
| 879 | |||
| 880 | #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) /*!< TIM1 Timer reset */ |
||
| 881 | #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!< SPI 1 reset */ |
||
| 882 | #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) /*!< USART1 reset */ |
||
| 883 | |||
| 884 | |||
| 885 | |||
| 886 | |||
| 887 | |||
| 888 | |||
| 889 | /***************** Bit definition for RCC_APB1RSTR register *****************/ |
||
| 890 | #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!< Timer 2 reset */ |
||
| 891 | #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!< Timer 3 reset */ |
||
| 892 | #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!< Window Watchdog reset */ |
||
| 893 | #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) /*!< USART 2 reset */ |
||
| 894 | #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!< I2C 1 reset */ |
||
| 895 | |||
| 896 | |||
| 897 | #define RCC_APB1RSTR_BKPRST ((uint32_t)0x08000000) /*!< Backup interface reset */ |
||
| 898 | #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!< Power interface reset */ |
||
| 899 | |||
| 900 | |||
| 901 | |||
| 902 | |||
| 903 | |||
| 904 | |||
| 905 | |||
| 906 | |||
| 907 | /****************** Bit definition for RCC_AHBENR register ******************/ |
||
| 908 | #define RCC_AHBENR_DMA1EN ((uint32_t)0x00000001) /*!< DMA1 clock enable */ |
||
| 909 | #define RCC_AHBENR_SRAMEN ((uint32_t)0x00000004) /*!< SRAM interface clock enable */ |
||
| 910 | #define RCC_AHBENR_FLITFEN ((uint32_t)0x00000010) /*!< FLITF clock enable */ |
||
| 911 | #define RCC_AHBENR_CRCEN ((uint32_t)0x00000040) /*!< CRC clock enable */ |
||
| 912 | |||
| 913 | |||
| 914 | |||
| 915 | |||
| 916 | /****************** Bit definition for RCC_APB2ENR register *****************/ |
||
| 917 | #define RCC_APB2ENR_AFIOEN ((uint32_t)0x00000001) /*!< Alternate Function I/O clock enable */ |
||
| 918 | #define RCC_APB2ENR_IOPAEN ((uint32_t)0x00000004) /*!< I/O port A clock enable */ |
||
| 919 | #define RCC_APB2ENR_IOPBEN ((uint32_t)0x00000008) /*!< I/O port B clock enable */ |
||
| 920 | #define RCC_APB2ENR_IOPCEN ((uint32_t)0x00000010) /*!< I/O port C clock enable */ |
||
| 921 | #define RCC_APB2ENR_IOPDEN ((uint32_t)0x00000020) /*!< I/O port D clock enable */ |
||
| 922 | #define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) /*!< ADC 1 interface clock enable */ |
||
| 923 | |||
| 924 | |||
| 925 | #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) /*!< TIM1 Timer clock enable */ |
||
| 926 | #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!< SPI 1 clock enable */ |
||
| 927 | #define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) /*!< USART1 clock enable */ |
||
| 928 | |||
| 929 | |||
| 930 | |||
| 931 | |||
| 932 | |||
| 933 | |||
| 934 | /***************** Bit definition for RCC_APB1ENR register ******************/ |
||
| 935 | #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!< Timer 2 clock enabled*/ |
||
| 936 | #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!< Timer 3 clock enable */ |
||
| 937 | #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!< Window Watchdog clock enable */ |
||
| 938 | #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) /*!< USART 2 clock enable */ |
||
| 939 | #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!< I2C 1 clock enable */ |
||
| 940 | |||
| 941 | |||
| 942 | #define RCC_APB1ENR_BKPEN ((uint32_t)0x08000000) /*!< Backup interface clock enable */ |
||
| 943 | #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!< Power interface clock enable */ |
||
| 944 | |||
| 945 | |||
| 946 | |||
| 947 | |||
| 948 | |||
| 949 | |||
| 950 | |||
| 951 | |||
| 952 | /******************* Bit definition for RCC_BDCR register *******************/ |
||
| 953 | #define RCC_BDCR_LSEON ((uint32_t)0x00000001) /*!< External Low Speed oscillator enable */ |
||
| 954 | #define RCC_BDCR_LSERDY ((uint32_t)0x00000002) /*!< External Low Speed oscillator Ready */ |
||
| 955 | #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004) /*!< External Low Speed oscillator Bypass */ |
||
| 956 | |||
| 957 | #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300) /*!< RTCSEL[1:0] bits (RTC clock source selection) */ |
||
| 958 | #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 959 | #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 960 | |||
| 961 | /*!< RTC congiguration */ |
||
| 962 | #define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */ |
||
| 963 | #define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!< LSE oscillator clock used as RTC clock */ |
||
| 964 | #define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!< LSI oscillator clock used as RTC clock */ |
||
| 965 | #define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!< HSE oscillator clock divided by 128 used as RTC clock */ |
||
| 966 | |||
| 967 | #define RCC_BDCR_RTCEN ((uint32_t)0x00008000) /*!< RTC clock enable */ |
||
| 968 | #define RCC_BDCR_BDRST ((uint32_t)0x00010000) /*!< Backup domain software reset */ |
||
| 969 | |||
| 970 | /******************* Bit definition for RCC_CSR register ********************/ |
||
| 971 | #define RCC_CSR_LSION ((uint32_t)0x00000001) /*!< Internal Low Speed oscillator enable */ |
||
| 972 | #define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!< Internal Low Speed oscillator Ready */ |
||
| 973 | #define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!< Remove reset flag */ |
||
| 974 | #define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!< PIN reset flag */ |
||
| 975 | #define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!< POR/PDR reset flag */ |
||
| 976 | #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!< Software Reset flag */ |
||
| 977 | #define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!< Independent Watchdog reset flag */ |
||
| 978 | #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!< Window watchdog reset flag */ |
||
| 979 | #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!< Low-Power reset flag */ |
||
| 980 | |||
| 981 | |||
| 982 | |||
| 983 | /******************************************************************************/ |
||
| 984 | /* */ |
||
| 985 | /* General Purpose and Alternate Function I/O */ |
||
| 986 | /* */ |
||
| 987 | /******************************************************************************/ |
||
| 988 | |||
| 989 | /******************* Bit definition for GPIO_CRL register *******************/ |
||
| 990 | #define GPIO_CRL_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */ |
||
| 991 | |||
| 992 | #define GPIO_CRL_MODE0 ((uint32_t)0x00000003) /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */ |
||
| 993 | #define GPIO_CRL_MODE0_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 994 | #define GPIO_CRL_MODE0_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 995 | |||
| 996 | #define GPIO_CRL_MODE1 ((uint32_t)0x00000030) /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */ |
||
| 997 | #define GPIO_CRL_MODE1_0 ((uint32_t)0x00000010) /*!< Bit 0 */ |
||
| 998 | #define GPIO_CRL_MODE1_1 ((uint32_t)0x00000020) /*!< Bit 1 */ |
||
| 999 | |||
| 1000 | #define GPIO_CRL_MODE2 ((uint32_t)0x00000300) /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */ |
||
| 1001 | #define GPIO_CRL_MODE2_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 1002 | #define GPIO_CRL_MODE2_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 1003 | |||
| 1004 | #define GPIO_CRL_MODE3 ((uint32_t)0x00003000) /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */ |
||
| 1005 | #define GPIO_CRL_MODE3_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 1006 | #define GPIO_CRL_MODE3_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 1007 | |||
| 1008 | #define GPIO_CRL_MODE4 ((uint32_t)0x00030000) /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */ |
||
| 1009 | #define GPIO_CRL_MODE4_0 ((uint32_t)0x00010000) /*!< Bit 0 */ |
||
| 1010 | #define GPIO_CRL_MODE4_1 ((uint32_t)0x00020000) /*!< Bit 1 */ |
||
| 1011 | |||
| 1012 | #define GPIO_CRL_MODE5 ((uint32_t)0x00300000) /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */ |
||
| 1013 | #define GPIO_CRL_MODE5_0 ((uint32_t)0x00100000) /*!< Bit 0 */ |
||
| 1014 | #define GPIO_CRL_MODE5_1 ((uint32_t)0x00200000) /*!< Bit 1 */ |
||
| 1015 | |||
| 1016 | #define GPIO_CRL_MODE6 ((uint32_t)0x03000000) /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */ |
||
| 1017 | #define GPIO_CRL_MODE6_0 ((uint32_t)0x01000000) /*!< Bit 0 */ |
||
| 1018 | #define GPIO_CRL_MODE6_1 ((uint32_t)0x02000000) /*!< Bit 1 */ |
||
| 1019 | |||
| 1020 | #define GPIO_CRL_MODE7 ((uint32_t)0x30000000) /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */ |
||
| 1021 | #define GPIO_CRL_MODE7_0 ((uint32_t)0x10000000) /*!< Bit 0 */ |
||
| 1022 | #define GPIO_CRL_MODE7_1 ((uint32_t)0x20000000) /*!< Bit 1 */ |
||
| 1023 | |||
| 1024 | #define GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */ |
||
| 1025 | |||
| 1026 | #define GPIO_CRL_CNF0 ((uint32_t)0x0000000C) /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */ |
||
| 1027 | #define GPIO_CRL_CNF0_0 ((uint32_t)0x00000004) /*!< Bit 0 */ |
||
| 1028 | #define GPIO_CRL_CNF0_1 ((uint32_t)0x00000008) /*!< Bit 1 */ |
||
| 1029 | |||
| 1030 | #define GPIO_CRL_CNF1 ((uint32_t)0x000000C0) /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */ |
||
| 1031 | #define GPIO_CRL_CNF1_0 ((uint32_t)0x00000040) /*!< Bit 0 */ |
||
| 1032 | #define GPIO_CRL_CNF1_1 ((uint32_t)0x00000080) /*!< Bit 1 */ |
||
| 1033 | |||
| 1034 | #define GPIO_CRL_CNF2 ((uint32_t)0x00000C00) /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */ |
||
| 1035 | #define GPIO_CRL_CNF2_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 1036 | #define GPIO_CRL_CNF2_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 1037 | |||
| 1038 | #define GPIO_CRL_CNF3 ((uint32_t)0x0000C000) /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */ |
||
| 1039 | #define GPIO_CRL_CNF3_0 ((uint32_t)0x00004000) /*!< Bit 0 */ |
||
| 1040 | #define GPIO_CRL_CNF3_1 ((uint32_t)0x00008000) /*!< Bit 1 */ |
||
| 1041 | |||
| 1042 | #define GPIO_CRL_CNF4 ((uint32_t)0x000C0000) /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */ |
||
| 1043 | #define GPIO_CRL_CNF4_0 ((uint32_t)0x00040000) /*!< Bit 0 */ |
||
| 1044 | #define GPIO_CRL_CNF4_1 ((uint32_t)0x00080000) /*!< Bit 1 */ |
||
| 1045 | |||
| 1046 | #define GPIO_CRL_CNF5 ((uint32_t)0x00C00000) /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */ |
||
| 1047 | #define GPIO_CRL_CNF5_0 ((uint32_t)0x00400000) /*!< Bit 0 */ |
||
| 1048 | #define GPIO_CRL_CNF5_1 ((uint32_t)0x00800000) /*!< Bit 1 */ |
||
| 1049 | |||
| 1050 | #define GPIO_CRL_CNF6 ((uint32_t)0x0C000000) /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */ |
||
| 1051 | #define GPIO_CRL_CNF6_0 ((uint32_t)0x04000000) /*!< Bit 0 */ |
||
| 1052 | #define GPIO_CRL_CNF6_1 ((uint32_t)0x08000000) /*!< Bit 1 */ |
||
| 1053 | |||
| 1054 | #define GPIO_CRL_CNF7 ((uint32_t)0xC0000000) /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */ |
||
| 1055 | #define GPIO_CRL_CNF7_0 ((uint32_t)0x40000000) /*!< Bit 0 */ |
||
| 1056 | #define GPIO_CRL_CNF7_1 ((uint32_t)0x80000000) /*!< Bit 1 */ |
||
| 1057 | |||
| 1058 | /******************* Bit definition for GPIO_CRH register *******************/ |
||
| 1059 | #define GPIO_CRH_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */ |
||
| 1060 | |||
| 1061 | #define GPIO_CRH_MODE8 ((uint32_t)0x00000003) /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */ |
||
| 1062 | #define GPIO_CRH_MODE8_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 1063 | #define GPIO_CRH_MODE8_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 1064 | |||
| 1065 | #define GPIO_CRH_MODE9 ((uint32_t)0x00000030) /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */ |
||
| 1066 | #define GPIO_CRH_MODE9_0 ((uint32_t)0x00000010) /*!< Bit 0 */ |
||
| 1067 | #define GPIO_CRH_MODE9_1 ((uint32_t)0x00000020) /*!< Bit 1 */ |
||
| 1068 | |||
| 1069 | #define GPIO_CRH_MODE10 ((uint32_t)0x00000300) /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */ |
||
| 1070 | #define GPIO_CRH_MODE10_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 1071 | #define GPIO_CRH_MODE10_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 1072 | |||
| 1073 | #define GPIO_CRH_MODE11 ((uint32_t)0x00003000) /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */ |
||
| 1074 | #define GPIO_CRH_MODE11_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 1075 | #define GPIO_CRH_MODE11_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 1076 | |||
| 1077 | #define GPIO_CRH_MODE12 ((uint32_t)0x00030000) /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */ |
||
| 1078 | #define GPIO_CRH_MODE12_0 ((uint32_t)0x00010000) /*!< Bit 0 */ |
||
| 1079 | #define GPIO_CRH_MODE12_1 ((uint32_t)0x00020000) /*!< Bit 1 */ |
||
| 1080 | |||
| 1081 | #define GPIO_CRH_MODE13 ((uint32_t)0x00300000) /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */ |
||
| 1082 | #define GPIO_CRH_MODE13_0 ((uint32_t)0x00100000) /*!< Bit 0 */ |
||
| 1083 | #define GPIO_CRH_MODE13_1 ((uint32_t)0x00200000) /*!< Bit 1 */ |
||
| 1084 | |||
| 1085 | #define GPIO_CRH_MODE14 ((uint32_t)0x03000000) /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */ |
||
| 1086 | #define GPIO_CRH_MODE14_0 ((uint32_t)0x01000000) /*!< Bit 0 */ |
||
| 1087 | #define GPIO_CRH_MODE14_1 ((uint32_t)0x02000000) /*!< Bit 1 */ |
||
| 1088 | |||
| 1089 | #define GPIO_CRH_MODE15 ((uint32_t)0x30000000) /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */ |
||
| 1090 | #define GPIO_CRH_MODE15_0 ((uint32_t)0x10000000) /*!< Bit 0 */ |
||
| 1091 | #define GPIO_CRH_MODE15_1 ((uint32_t)0x20000000) /*!< Bit 1 */ |
||
| 1092 | |||
| 1093 | #define GPIO_CRH_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */ |
||
| 1094 | |||
| 1095 | #define GPIO_CRH_CNF8 ((uint32_t)0x0000000C) /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */ |
||
| 1096 | #define GPIO_CRH_CNF8_0 ((uint32_t)0x00000004) /*!< Bit 0 */ |
||
| 1097 | #define GPIO_CRH_CNF8_1 ((uint32_t)0x00000008) /*!< Bit 1 */ |
||
| 1098 | |||
| 1099 | #define GPIO_CRH_CNF9 ((uint32_t)0x000000C0) /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */ |
||
| 1100 | #define GPIO_CRH_CNF9_0 ((uint32_t)0x00000040) /*!< Bit 0 */ |
||
| 1101 | #define GPIO_CRH_CNF9_1 ((uint32_t)0x00000080) /*!< Bit 1 */ |
||
| 1102 | |||
| 1103 | #define GPIO_CRH_CNF10 ((uint32_t)0x00000C00) /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */ |
||
| 1104 | #define GPIO_CRH_CNF10_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 1105 | #define GPIO_CRH_CNF10_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 1106 | |||
| 1107 | #define GPIO_CRH_CNF11 ((uint32_t)0x0000C000) /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */ |
||
| 1108 | #define GPIO_CRH_CNF11_0 ((uint32_t)0x00004000) /*!< Bit 0 */ |
||
| 1109 | #define GPIO_CRH_CNF11_1 ((uint32_t)0x00008000) /*!< Bit 1 */ |
||
| 1110 | |||
| 1111 | #define GPIO_CRH_CNF12 ((uint32_t)0x000C0000) /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */ |
||
| 1112 | #define GPIO_CRH_CNF12_0 ((uint32_t)0x00040000) /*!< Bit 0 */ |
||
| 1113 | #define GPIO_CRH_CNF12_1 ((uint32_t)0x00080000) /*!< Bit 1 */ |
||
| 1114 | |||
| 1115 | #define GPIO_CRH_CNF13 ((uint32_t)0x00C00000) /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */ |
||
| 1116 | #define GPIO_CRH_CNF13_0 ((uint32_t)0x00400000) /*!< Bit 0 */ |
||
| 1117 | #define GPIO_CRH_CNF13_1 ((uint32_t)0x00800000) /*!< Bit 1 */ |
||
| 1118 | |||
| 1119 | #define GPIO_CRH_CNF14 ((uint32_t)0x0C000000) /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */ |
||
| 1120 | #define GPIO_CRH_CNF14_0 ((uint32_t)0x04000000) /*!< Bit 0 */ |
||
| 1121 | #define GPIO_CRH_CNF14_1 ((uint32_t)0x08000000) /*!< Bit 1 */ |
||
| 1122 | |||
| 1123 | #define GPIO_CRH_CNF15 ((uint32_t)0xC0000000) /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */ |
||
| 1124 | #define GPIO_CRH_CNF15_0 ((uint32_t)0x40000000) /*!< Bit 0 */ |
||
| 1125 | #define GPIO_CRH_CNF15_1 ((uint32_t)0x80000000) /*!< Bit 1 */ |
||
| 1126 | |||
| 1127 | /*!<****************** Bit definition for GPIO_IDR register *******************/ |
||
| 1128 | #define GPIO_IDR_IDR0 ((uint32_t)0x0001) /*!< Port input data, bit 0 */ |
||
| 1129 | #define GPIO_IDR_IDR1 ((uint32_t)0x0002) /*!< Port input data, bit 1 */ |
||
| 1130 | #define GPIO_IDR_IDR2 ((uint32_t)0x0004) /*!< Port input data, bit 2 */ |
||
| 1131 | #define GPIO_IDR_IDR3 ((uint32_t)0x0008) /*!< Port input data, bit 3 */ |
||
| 1132 | #define GPIO_IDR_IDR4 ((uint32_t)0x0010) /*!< Port input data, bit 4 */ |
||
| 1133 | #define GPIO_IDR_IDR5 ((uint32_t)0x0020) /*!< Port input data, bit 5 */ |
||
| 1134 | #define GPIO_IDR_IDR6 ((uint32_t)0x0040) /*!< Port input data, bit 6 */ |
||
| 1135 | #define GPIO_IDR_IDR7 ((uint32_t)0x0080) /*!< Port input data, bit 7 */ |
||
| 1136 | #define GPIO_IDR_IDR8 ((uint32_t)0x0100) /*!< Port input data, bit 8 */ |
||
| 1137 | #define GPIO_IDR_IDR9 ((uint32_t)0x0200) /*!< Port input data, bit 9 */ |
||
| 1138 | #define GPIO_IDR_IDR10 ((uint32_t)0x0400) /*!< Port input data, bit 10 */ |
||
| 1139 | #define GPIO_IDR_IDR11 ((uint32_t)0x0800) /*!< Port input data, bit 11 */ |
||
| 1140 | #define GPIO_IDR_IDR12 ((uint32_t)0x1000) /*!< Port input data, bit 12 */ |
||
| 1141 | #define GPIO_IDR_IDR13 ((uint32_t)0x2000) /*!< Port input data, bit 13 */ |
||
| 1142 | #define GPIO_IDR_IDR14 ((uint32_t)0x4000) /*!< Port input data, bit 14 */ |
||
| 1143 | #define GPIO_IDR_IDR15 ((uint32_t)0x8000) /*!< Port input data, bit 15 */ |
||
| 1144 | |||
| 1145 | /******************* Bit definition for GPIO_ODR register *******************/ |
||
| 1146 | #define GPIO_ODR_ODR0 ((uint32_t)0x0001) /*!< Port output data, bit 0 */ |
||
| 1147 | #define GPIO_ODR_ODR1 ((uint32_t)0x0002) /*!< Port output data, bit 1 */ |
||
| 1148 | #define GPIO_ODR_ODR2 ((uint32_t)0x0004) /*!< Port output data, bit 2 */ |
||
| 1149 | #define GPIO_ODR_ODR3 ((uint32_t)0x0008) /*!< Port output data, bit 3 */ |
||
| 1150 | #define GPIO_ODR_ODR4 ((uint32_t)0x0010) /*!< Port output data, bit 4 */ |
||
| 1151 | #define GPIO_ODR_ODR5 ((uint32_t)0x0020) /*!< Port output data, bit 5 */ |
||
| 1152 | #define GPIO_ODR_ODR6 ((uint32_t)0x0040) /*!< Port output data, bit 6 */ |
||
| 1153 | #define GPIO_ODR_ODR7 ((uint32_t)0x0080) /*!< Port output data, bit 7 */ |
||
| 1154 | #define GPIO_ODR_ODR8 ((uint32_t)0x0100) /*!< Port output data, bit 8 */ |
||
| 1155 | #define GPIO_ODR_ODR9 ((uint32_t)0x0200) /*!< Port output data, bit 9 */ |
||
| 1156 | #define GPIO_ODR_ODR10 ((uint32_t)0x0400) /*!< Port output data, bit 10 */ |
||
| 1157 | #define GPIO_ODR_ODR11 ((uint32_t)0x0800) /*!< Port output data, bit 11 */ |
||
| 1158 | #define GPIO_ODR_ODR12 ((uint32_t)0x1000) /*!< Port output data, bit 12 */ |
||
| 1159 | #define GPIO_ODR_ODR13 ((uint32_t)0x2000) /*!< Port output data, bit 13 */ |
||
| 1160 | #define GPIO_ODR_ODR14 ((uint32_t)0x4000) /*!< Port output data, bit 14 */ |
||
| 1161 | #define GPIO_ODR_ODR15 ((uint32_t)0x8000) /*!< Port output data, bit 15 */ |
||
| 1162 | |||
| 1163 | /****************** Bit definition for GPIO_BSRR register *******************/ |
||
| 1164 | #define GPIO_BSRR_BS0 ((uint32_t)0x00000001) /*!< Port x Set bit 0 */ |
||
| 1165 | #define GPIO_BSRR_BS1 ((uint32_t)0x00000002) /*!< Port x Set bit 1 */ |
||
| 1166 | #define GPIO_BSRR_BS2 ((uint32_t)0x00000004) /*!< Port x Set bit 2 */ |
||
| 1167 | #define GPIO_BSRR_BS3 ((uint32_t)0x00000008) /*!< Port x Set bit 3 */ |
||
| 1168 | #define GPIO_BSRR_BS4 ((uint32_t)0x00000010) /*!< Port x Set bit 4 */ |
||
| 1169 | #define GPIO_BSRR_BS5 ((uint32_t)0x00000020) /*!< Port x Set bit 5 */ |
||
| 1170 | #define GPIO_BSRR_BS6 ((uint32_t)0x00000040) /*!< Port x Set bit 6 */ |
||
| 1171 | #define GPIO_BSRR_BS7 ((uint32_t)0x00000080) /*!< Port x Set bit 7 */ |
||
| 1172 | #define GPIO_BSRR_BS8 ((uint32_t)0x00000100) /*!< Port x Set bit 8 */ |
||
| 1173 | #define GPIO_BSRR_BS9 ((uint32_t)0x00000200) /*!< Port x Set bit 9 */ |
||
| 1174 | #define GPIO_BSRR_BS10 ((uint32_t)0x00000400) /*!< Port x Set bit 10 */ |
||
| 1175 | #define GPIO_BSRR_BS11 ((uint32_t)0x00000800) /*!< Port x Set bit 11 */ |
||
| 1176 | #define GPIO_BSRR_BS12 ((uint32_t)0x00001000) /*!< Port x Set bit 12 */ |
||
| 1177 | #define GPIO_BSRR_BS13 ((uint32_t)0x00002000) /*!< Port x Set bit 13 */ |
||
| 1178 | #define GPIO_BSRR_BS14 ((uint32_t)0x00004000) /*!< Port x Set bit 14 */ |
||
| 1179 | #define GPIO_BSRR_BS15 ((uint32_t)0x00008000) /*!< Port x Set bit 15 */ |
||
| 1180 | |||
| 1181 | #define GPIO_BSRR_BR0 ((uint32_t)0x00010000) /*!< Port x Reset bit 0 */ |
||
| 1182 | #define GPIO_BSRR_BR1 ((uint32_t)0x00020000) /*!< Port x Reset bit 1 */ |
||
| 1183 | #define GPIO_BSRR_BR2 ((uint32_t)0x00040000) /*!< Port x Reset bit 2 */ |
||
| 1184 | #define GPIO_BSRR_BR3 ((uint32_t)0x00080000) /*!< Port x Reset bit 3 */ |
||
| 1185 | #define GPIO_BSRR_BR4 ((uint32_t)0x00100000) /*!< Port x Reset bit 4 */ |
||
| 1186 | #define GPIO_BSRR_BR5 ((uint32_t)0x00200000) /*!< Port x Reset bit 5 */ |
||
| 1187 | #define GPIO_BSRR_BR6 ((uint32_t)0x00400000) /*!< Port x Reset bit 6 */ |
||
| 1188 | #define GPIO_BSRR_BR7 ((uint32_t)0x00800000) /*!< Port x Reset bit 7 */ |
||
| 1189 | #define GPIO_BSRR_BR8 ((uint32_t)0x01000000) /*!< Port x Reset bit 8 */ |
||
| 1190 | #define GPIO_BSRR_BR9 ((uint32_t)0x02000000) /*!< Port x Reset bit 9 */ |
||
| 1191 | #define GPIO_BSRR_BR10 ((uint32_t)0x04000000) /*!< Port x Reset bit 10 */ |
||
| 1192 | #define GPIO_BSRR_BR11 ((uint32_t)0x08000000) /*!< Port x Reset bit 11 */ |
||
| 1193 | #define GPIO_BSRR_BR12 ((uint32_t)0x10000000) /*!< Port x Reset bit 12 */ |
||
| 1194 | #define GPIO_BSRR_BR13 ((uint32_t)0x20000000) /*!< Port x Reset bit 13 */ |
||
| 1195 | #define GPIO_BSRR_BR14 ((uint32_t)0x40000000) /*!< Port x Reset bit 14 */ |
||
| 1196 | #define GPIO_BSRR_BR15 ((uint32_t)0x80000000) /*!< Port x Reset bit 15 */ |
||
| 1197 | |||
| 1198 | /******************* Bit definition for GPIO_BRR register *******************/ |
||
| 1199 | #define GPIO_BRR_BR0 ((uint32_t)0x0001) /*!< Port x Reset bit 0 */ |
||
| 1200 | #define GPIO_BRR_BR1 ((uint32_t)0x0002) /*!< Port x Reset bit 1 */ |
||
| 1201 | #define GPIO_BRR_BR2 ((uint32_t)0x0004) /*!< Port x Reset bit 2 */ |
||
| 1202 | #define GPIO_BRR_BR3 ((uint32_t)0x0008) /*!< Port x Reset bit 3 */ |
||
| 1203 | #define GPIO_BRR_BR4 ((uint32_t)0x0010) /*!< Port x Reset bit 4 */ |
||
| 1204 | #define GPIO_BRR_BR5 ((uint32_t)0x0020) /*!< Port x Reset bit 5 */ |
||
| 1205 | #define GPIO_BRR_BR6 ((uint32_t)0x0040) /*!< Port x Reset bit 6 */ |
||
| 1206 | #define GPIO_BRR_BR7 ((uint32_t)0x0080) /*!< Port x Reset bit 7 */ |
||
| 1207 | #define GPIO_BRR_BR8 ((uint32_t)0x0100) /*!< Port x Reset bit 8 */ |
||
| 1208 | #define GPIO_BRR_BR9 ((uint32_t)0x0200) /*!< Port x Reset bit 9 */ |
||
| 1209 | #define GPIO_BRR_BR10 ((uint32_t)0x0400) /*!< Port x Reset bit 10 */ |
||
| 1210 | #define GPIO_BRR_BR11 ((uint32_t)0x0800) /*!< Port x Reset bit 11 */ |
||
| 1211 | #define GPIO_BRR_BR12 ((uint32_t)0x1000) /*!< Port x Reset bit 12 */ |
||
| 1212 | #define GPIO_BRR_BR13 ((uint32_t)0x2000) /*!< Port x Reset bit 13 */ |
||
| 1213 | #define GPIO_BRR_BR14 ((uint32_t)0x4000) /*!< Port x Reset bit 14 */ |
||
| 1214 | #define GPIO_BRR_BR15 ((uint32_t)0x8000) /*!< Port x Reset bit 15 */ |
||
| 1215 | |||
| 1216 | /****************** Bit definition for GPIO_LCKR register *******************/ |
||
| 1217 | #define GPIO_LCKR_LCK0 ((uint32_t)0x00000001) /*!< Port x Lock bit 0 */ |
||
| 1218 | #define GPIO_LCKR_LCK1 ((uint32_t)0x00000002) /*!< Port x Lock bit 1 */ |
||
| 1219 | #define GPIO_LCKR_LCK2 ((uint32_t)0x00000004) /*!< Port x Lock bit 2 */ |
||
| 1220 | #define GPIO_LCKR_LCK3 ((uint32_t)0x00000008) /*!< Port x Lock bit 3 */ |
||
| 1221 | #define GPIO_LCKR_LCK4 ((uint32_t)0x00000010) /*!< Port x Lock bit 4 */ |
||
| 1222 | #define GPIO_LCKR_LCK5 ((uint32_t)0x00000020) /*!< Port x Lock bit 5 */ |
||
| 1223 | #define GPIO_LCKR_LCK6 ((uint32_t)0x00000040) /*!< Port x Lock bit 6 */ |
||
| 1224 | #define GPIO_LCKR_LCK7 ((uint32_t)0x00000080) /*!< Port x Lock bit 7 */ |
||
| 1225 | #define GPIO_LCKR_LCK8 ((uint32_t)0x00000100) /*!< Port x Lock bit 8 */ |
||
| 1226 | #define GPIO_LCKR_LCK9 ((uint32_t)0x00000200) /*!< Port x Lock bit 9 */ |
||
| 1227 | #define GPIO_LCKR_LCK10 ((uint32_t)0x00000400) /*!< Port x Lock bit 10 */ |
||
| 1228 | #define GPIO_LCKR_LCK11 ((uint32_t)0x00000800) /*!< Port x Lock bit 11 */ |
||
| 1229 | #define GPIO_LCKR_LCK12 ((uint32_t)0x00001000) /*!< Port x Lock bit 12 */ |
||
| 1230 | #define GPIO_LCKR_LCK13 ((uint32_t)0x00002000) /*!< Port x Lock bit 13 */ |
||
| 1231 | #define GPIO_LCKR_LCK14 ((uint32_t)0x00004000) /*!< Port x Lock bit 14 */ |
||
| 1232 | #define GPIO_LCKR_LCK15 ((uint32_t)0x00008000) /*!< Port x Lock bit 15 */ |
||
| 1233 | #define GPIO_LCKR_LCKK ((uint32_t)0x00010000) /*!< Lock key */ |
||
| 1234 | |||
| 1235 | /*----------------------------------------------------------------------------*/ |
||
| 1236 | |||
| 1237 | /****************** Bit definition for AFIO_EVCR register *******************/ |
||
| 1238 | #define AFIO_EVCR_PIN ((uint32_t)0x0000000F) /*!< PIN[3:0] bits (Pin selection) */ |
||
| 1239 | #define AFIO_EVCR_PIN_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 1240 | #define AFIO_EVCR_PIN_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 1241 | #define AFIO_EVCR_PIN_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 1242 | #define AFIO_EVCR_PIN_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 1243 | |||
| 1244 | /*!< PIN configuration */ |
||
| 1245 | #define AFIO_EVCR_PIN_PX0 ((uint32_t)0x00000000) /*!< Pin 0 selected */ |
||
| 1246 | #define AFIO_EVCR_PIN_PX1 ((uint32_t)0x00000001) /*!< Pin 1 selected */ |
||
| 1247 | #define AFIO_EVCR_PIN_PX2 ((uint32_t)0x00000002) /*!< Pin 2 selected */ |
||
| 1248 | #define AFIO_EVCR_PIN_PX3 ((uint32_t)0x00000003) /*!< Pin 3 selected */ |
||
| 1249 | #define AFIO_EVCR_PIN_PX4 ((uint32_t)0x00000004) /*!< Pin 4 selected */ |
||
| 1250 | #define AFIO_EVCR_PIN_PX5 ((uint32_t)0x00000005) /*!< Pin 5 selected */ |
||
| 1251 | #define AFIO_EVCR_PIN_PX6 ((uint32_t)0x00000006) /*!< Pin 6 selected */ |
||
| 1252 | #define AFIO_EVCR_PIN_PX7 ((uint32_t)0x00000007) /*!< Pin 7 selected */ |
||
| 1253 | #define AFIO_EVCR_PIN_PX8 ((uint32_t)0x00000008) /*!< Pin 8 selected */ |
||
| 1254 | #define AFIO_EVCR_PIN_PX9 ((uint32_t)0x00000009) /*!< Pin 9 selected */ |
||
| 1255 | #define AFIO_EVCR_PIN_PX10 ((uint32_t)0x0000000A) /*!< Pin 10 selected */ |
||
| 1256 | #define AFIO_EVCR_PIN_PX11 ((uint32_t)0x0000000B) /*!< Pin 11 selected */ |
||
| 1257 | #define AFIO_EVCR_PIN_PX12 ((uint32_t)0x0000000C) /*!< Pin 12 selected */ |
||
| 1258 | #define AFIO_EVCR_PIN_PX13 ((uint32_t)0x0000000D) /*!< Pin 13 selected */ |
||
| 1259 | #define AFIO_EVCR_PIN_PX14 ((uint32_t)0x0000000E) /*!< Pin 14 selected */ |
||
| 1260 | #define AFIO_EVCR_PIN_PX15 ((uint32_t)0x0000000F) /*!< Pin 15 selected */ |
||
| 1261 | |||
| 1262 | #define AFIO_EVCR_PORT ((uint32_t)0x00000070) /*!< PORT[2:0] bits (Port selection) */ |
||
| 1263 | #define AFIO_EVCR_PORT_0 ((uint32_t)0x00000010) /*!< Bit 0 */ |
||
| 1264 | #define AFIO_EVCR_PORT_1 ((uint32_t)0x00000020) /*!< Bit 1 */ |
||
| 1265 | #define AFIO_EVCR_PORT_2 ((uint32_t)0x00000040) /*!< Bit 2 */ |
||
| 1266 | |||
| 1267 | /*!< PORT configuration */ |
||
| 1268 | #define AFIO_EVCR_PORT_PA ((uint32_t)0x00000000) /*!< Port A selected */ |
||
| 1269 | #define AFIO_EVCR_PORT_PB ((uint32_t)0x00000010) /*!< Port B selected */ |
||
| 1270 | #define AFIO_EVCR_PORT_PC ((uint32_t)0x00000020) /*!< Port C selected */ |
||
| 1271 | #define AFIO_EVCR_PORT_PD ((uint32_t)0x00000030) /*!< Port D selected */ |
||
| 1272 | #define AFIO_EVCR_PORT_PE ((uint32_t)0x00000040) /*!< Port E selected */ |
||
| 1273 | |||
| 1274 | #define AFIO_EVCR_EVOE ((uint32_t)0x00000080) /*!< Event Output Enable */ |
||
| 1275 | |||
| 1276 | /****************** Bit definition for AFIO_MAPR register *******************/ |
||
| 1277 | #define AFIO_MAPR_SPI1_REMAP ((uint32_t)0x00000001) /*!< SPI1 remapping */ |
||
| 1278 | #define AFIO_MAPR_I2C1_REMAP ((uint32_t)0x00000002) /*!< I2C1 remapping */ |
||
| 1279 | #define AFIO_MAPR_USART1_REMAP ((uint32_t)0x00000004) /*!< USART1 remapping */ |
||
| 1280 | #define AFIO_MAPR_USART2_REMAP ((uint32_t)0x00000008) /*!< USART2 remapping */ |
||
| 1281 | |||
| 1282 | |||
| 1283 | #define AFIO_MAPR_TIM1_REMAP ((uint32_t)0x000000C0) /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */ |
||
| 1284 | #define AFIO_MAPR_TIM1_REMAP_0 ((uint32_t)0x00000040) /*!< Bit 0 */ |
||
| 1285 | #define AFIO_MAPR_TIM1_REMAP_1 ((uint32_t)0x00000080) /*!< Bit 1 */ |
||
| 1286 | |||
| 1287 | /*!< TIM1_REMAP configuration */ |
||
| 1288 | #define AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */ |
||
| 1289 | #define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((uint32_t)0x00000040) /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */ |
||
| 1290 | #define AFIO_MAPR_TIM1_REMAP_FULLREMAP ((uint32_t)0x000000C0) /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */ |
||
| 1291 | |||
| 1292 | #define AFIO_MAPR_TIM2_REMAP ((uint32_t)0x00000300) /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */ |
||
| 1293 | #define AFIO_MAPR_TIM2_REMAP_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 1294 | #define AFIO_MAPR_TIM2_REMAP_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 1295 | |||
| 1296 | /*!< TIM2_REMAP configuration */ |
||
| 1297 | #define AFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */ |
||
| 1298 | #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((uint32_t)0x00000100) /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */ |
||
| 1299 | #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((uint32_t)0x00000200) /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */ |
||
| 1300 | #define AFIO_MAPR_TIM2_REMAP_FULLREMAP ((uint32_t)0x00000300) /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */ |
||
| 1301 | |||
| 1302 | #define AFIO_MAPR_TIM3_REMAP ((uint32_t)0x00000C00) /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */ |
||
| 1303 | #define AFIO_MAPR_TIM3_REMAP_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 1304 | #define AFIO_MAPR_TIM3_REMAP_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 1305 | |||
| 1306 | /*!< TIM3_REMAP configuration */ |
||
| 1307 | #define AFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */ |
||
| 1308 | #define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((uint32_t)0x00000800) /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */ |
||
| 1309 | #define AFIO_MAPR_TIM3_REMAP_FULLREMAP ((uint32_t)0x00000C00) /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */ |
||
| 1310 | |||
| 1311 | |||
| 1312 | |||
| 1313 | #define AFIO_MAPR_PD01_REMAP ((uint32_t)0x00008000) /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */ |
||
| 1314 | |||
| 1315 | /*!< SWJ_CFG configuration */ |
||
| 1316 | #define AFIO_MAPR_SWJ_CFG ((uint32_t)0x07000000) /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */ |
||
| 1317 | #define AFIO_MAPR_SWJ_CFG_0 ((uint32_t)0x01000000) /*!< Bit 0 */ |
||
| 1318 | #define AFIO_MAPR_SWJ_CFG_1 ((uint32_t)0x02000000) /*!< Bit 1 */ |
||
| 1319 | #define AFIO_MAPR_SWJ_CFG_2 ((uint32_t)0x04000000) /*!< Bit 2 */ |
||
| 1320 | |||
| 1321 | #define AFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000) /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */ |
||
| 1322 | #define AFIO_MAPR_SWJ_CFG_NOJNTRST ((uint32_t)0x01000000) /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */ |
||
| 1323 | #define AFIO_MAPR_SWJ_CFG_JTAGDISABLE ((uint32_t)0x02000000) /*!< JTAG-DP Disabled and SW-DP Enabled */ |
||
| 1324 | #define AFIO_MAPR_SWJ_CFG_DISABLE ((uint32_t)0x04000000) /*!< JTAG-DP Disabled and SW-DP Disabled */ |
||
| 1325 | |||
| 1326 | |||
| 1327 | /***************** Bit definition for AFIO_EXTICR1 register *****************/ |
||
| 1328 | #define AFIO_EXTICR1_EXTI0 ((uint32_t)0x0000000F) /*!< EXTI 0 configuration */ |
||
| 1329 | #define AFIO_EXTICR1_EXTI1 ((uint32_t)0x000000F0) /*!< EXTI 1 configuration */ |
||
| 1330 | #define AFIO_EXTICR1_EXTI2 ((uint32_t)0x00000F00) /*!< EXTI 2 configuration */ |
||
| 1331 | #define AFIO_EXTICR1_EXTI3 ((uint32_t)0x0000F000) /*!< EXTI 3 configuration */ |
||
| 1332 | |||
| 1333 | /*!< EXTI0 configuration */ |
||
| 1334 | #define AFIO_EXTICR1_EXTI0_PA ((uint32_t)0x00000000) /*!< PA[0] pin */ |
||
| 1335 | #define AFIO_EXTICR1_EXTI0_PB ((uint32_t)0x00000001) /*!< PB[0] pin */ |
||
| 1336 | #define AFIO_EXTICR1_EXTI0_PC ((uint32_t)0x00000002) /*!< PC[0] pin */ |
||
| 1337 | #define AFIO_EXTICR1_EXTI0_PD ((uint32_t)0x00000003) /*!< PD[0] pin */ |
||
| 1338 | #define AFIO_EXTICR1_EXTI0_PE ((uint32_t)0x00000004) /*!< PE[0] pin */ |
||
| 1339 | #define AFIO_EXTICR1_EXTI0_PF ((uint32_t)0x00000005) /*!< PF[0] pin */ |
||
| 1340 | #define AFIO_EXTICR1_EXTI0_PG ((uint32_t)0x00000006) /*!< PG[0] pin */ |
||
| 1341 | |||
| 1342 | /*!< EXTI1 configuration */ |
||
| 1343 | #define AFIO_EXTICR1_EXTI1_PA ((uint32_t)0x00000000) /*!< PA[1] pin */ |
||
| 1344 | #define AFIO_EXTICR1_EXTI1_PB ((uint32_t)0x00000010) /*!< PB[1] pin */ |
||
| 1345 | #define AFIO_EXTICR1_EXTI1_PC ((uint32_t)0x00000020) /*!< PC[1] pin */ |
||
| 1346 | #define AFIO_EXTICR1_EXTI1_PD ((uint32_t)0x00000030) /*!< PD[1] pin */ |
||
| 1347 | #define AFIO_EXTICR1_EXTI1_PE ((uint32_t)0x00000040) /*!< PE[1] pin */ |
||
| 1348 | #define AFIO_EXTICR1_EXTI1_PF ((uint32_t)0x00000050) /*!< PF[1] pin */ |
||
| 1349 | #define AFIO_EXTICR1_EXTI1_PG ((uint32_t)0x00000060) /*!< PG[1] pin */ |
||
| 1350 | |||
| 1351 | /*!< EXTI2 configuration */ |
||
| 1352 | #define AFIO_EXTICR1_EXTI2_PA ((uint32_t)0x00000000) /*!< PA[2] pin */ |
||
| 1353 | #define AFIO_EXTICR1_EXTI2_PB ((uint32_t)0x00000100) /*!< PB[2] pin */ |
||
| 1354 | #define AFIO_EXTICR1_EXTI2_PC ((uint32_t)0x00000200) /*!< PC[2] pin */ |
||
| 1355 | #define AFIO_EXTICR1_EXTI2_PD ((uint32_t)0x00000300) /*!< PD[2] pin */ |
||
| 1356 | #define AFIO_EXTICR1_EXTI2_PE ((uint32_t)0x00000400) /*!< PE[2] pin */ |
||
| 1357 | #define AFIO_EXTICR1_EXTI2_PF ((uint32_t)0x00000500) /*!< PF[2] pin */ |
||
| 1358 | #define AFIO_EXTICR1_EXTI2_PG ((uint32_t)0x00000600) /*!< PG[2] pin */ |
||
| 1359 | |||
| 1360 | /*!< EXTI3 configuration */ |
||
| 1361 | #define AFIO_EXTICR1_EXTI3_PA ((uint32_t)0x00000000) /*!< PA[3] pin */ |
||
| 1362 | #define AFIO_EXTICR1_EXTI3_PB ((uint32_t)0x00001000) /*!< PB[3] pin */ |
||
| 1363 | #define AFIO_EXTICR1_EXTI3_PC ((uint32_t)0x00002000) /*!< PC[3] pin */ |
||
| 1364 | #define AFIO_EXTICR1_EXTI3_PD ((uint32_t)0x00003000) /*!< PD[3] pin */ |
||
| 1365 | #define AFIO_EXTICR1_EXTI3_PE ((uint32_t)0x00004000) /*!< PE[3] pin */ |
||
| 1366 | #define AFIO_EXTICR1_EXTI3_PF ((uint32_t)0x00005000) /*!< PF[3] pin */ |
||
| 1367 | #define AFIO_EXTICR1_EXTI3_PG ((uint32_t)0x00006000) /*!< PG[3] pin */ |
||
| 1368 | |||
| 1369 | /***************** Bit definition for AFIO_EXTICR2 register *****************/ |
||
| 1370 | #define AFIO_EXTICR2_EXTI4 ((uint32_t)0x0000000F) /*!< EXTI 4 configuration */ |
||
| 1371 | #define AFIO_EXTICR2_EXTI5 ((uint32_t)0x000000F0) /*!< EXTI 5 configuration */ |
||
| 1372 | #define AFIO_EXTICR2_EXTI6 ((uint32_t)0x00000F00) /*!< EXTI 6 configuration */ |
||
| 1373 | #define AFIO_EXTICR2_EXTI7 ((uint32_t)0x0000F000) /*!< EXTI 7 configuration */ |
||
| 1374 | |||
| 1375 | /*!< EXTI4 configuration */ |
||
| 1376 | #define AFIO_EXTICR2_EXTI4_PA ((uint32_t)0x00000000) /*!< PA[4] pin */ |
||
| 1377 | #define AFIO_EXTICR2_EXTI4_PB ((uint32_t)0x00000001) /*!< PB[4] pin */ |
||
| 1378 | #define AFIO_EXTICR2_EXTI4_PC ((uint32_t)0x00000002) /*!< PC[4] pin */ |
||
| 1379 | #define AFIO_EXTICR2_EXTI4_PD ((uint32_t)0x00000003) /*!< PD[4] pin */ |
||
| 1380 | #define AFIO_EXTICR2_EXTI4_PE ((uint32_t)0x00000004) /*!< PE[4] pin */ |
||
| 1381 | #define AFIO_EXTICR2_EXTI4_PF ((uint32_t)0x00000005) /*!< PF[4] pin */ |
||
| 1382 | #define AFIO_EXTICR2_EXTI4_PG ((uint32_t)0x00000006) /*!< PG[4] pin */ |
||
| 1383 | |||
| 1384 | /* EXTI5 configuration */ |
||
| 1385 | #define AFIO_EXTICR2_EXTI5_PA ((uint32_t)0x00000000) /*!< PA[5] pin */ |
||
| 1386 | #define AFIO_EXTICR2_EXTI5_PB ((uint32_t)0x00000010) /*!< PB[5] pin */ |
||
| 1387 | #define AFIO_EXTICR2_EXTI5_PC ((uint32_t)0x00000020) /*!< PC[5] pin */ |
||
| 1388 | #define AFIO_EXTICR2_EXTI5_PD ((uint32_t)0x00000030) /*!< PD[5] pin */ |
||
| 1389 | #define AFIO_EXTICR2_EXTI5_PE ((uint32_t)0x00000040) /*!< PE[5] pin */ |
||
| 1390 | #define AFIO_EXTICR2_EXTI5_PF ((uint32_t)0x00000050) /*!< PF[5] pin */ |
||
| 1391 | #define AFIO_EXTICR2_EXTI5_PG ((uint32_t)0x00000060) /*!< PG[5] pin */ |
||
| 1392 | |||
| 1393 | /*!< EXTI6 configuration */ |
||
| 1394 | #define AFIO_EXTICR2_EXTI6_PA ((uint32_t)0x00000000) /*!< PA[6] pin */ |
||
| 1395 | #define AFIO_EXTICR2_EXTI6_PB ((uint32_t)0x00000100) /*!< PB[6] pin */ |
||
| 1396 | #define AFIO_EXTICR2_EXTI6_PC ((uint32_t)0x00000200) /*!< PC[6] pin */ |
||
| 1397 | #define AFIO_EXTICR2_EXTI6_PD ((uint32_t)0x00000300) /*!< PD[6] pin */ |
||
| 1398 | #define AFIO_EXTICR2_EXTI6_PE ((uint32_t)0x00000400) /*!< PE[6] pin */ |
||
| 1399 | #define AFIO_EXTICR2_EXTI6_PF ((uint32_t)0x00000500) /*!< PF[6] pin */ |
||
| 1400 | #define AFIO_EXTICR2_EXTI6_PG ((uint32_t)0x00000600) /*!< PG[6] pin */ |
||
| 1401 | |||
| 1402 | /*!< EXTI7 configuration */ |
||
| 1403 | #define AFIO_EXTICR2_EXTI7_PA ((uint32_t)0x00000000) /*!< PA[7] pin */ |
||
| 1404 | #define AFIO_EXTICR2_EXTI7_PB ((uint32_t)0x00001000) /*!< PB[7] pin */ |
||
| 1405 | #define AFIO_EXTICR2_EXTI7_PC ((uint32_t)0x00002000) /*!< PC[7] pin */ |
||
| 1406 | #define AFIO_EXTICR2_EXTI7_PD ((uint32_t)0x00003000) /*!< PD[7] pin */ |
||
| 1407 | #define AFIO_EXTICR2_EXTI7_PE ((uint32_t)0x00004000) /*!< PE[7] pin */ |
||
| 1408 | #define AFIO_EXTICR2_EXTI7_PF ((uint32_t)0x00005000) /*!< PF[7] pin */ |
||
| 1409 | #define AFIO_EXTICR2_EXTI7_PG ((uint32_t)0x00006000) /*!< PG[7] pin */ |
||
| 1410 | |||
| 1411 | /***************** Bit definition for AFIO_EXTICR3 register *****************/ |
||
| 1412 | #define AFIO_EXTICR3_EXTI8 ((uint32_t)0x0000000F) /*!< EXTI 8 configuration */ |
||
| 1413 | #define AFIO_EXTICR3_EXTI9 ((uint32_t)0x000000F0) /*!< EXTI 9 configuration */ |
||
| 1414 | #define AFIO_EXTICR3_EXTI10 ((uint32_t)0x00000F00) /*!< EXTI 10 configuration */ |
||
| 1415 | #define AFIO_EXTICR3_EXTI11 ((uint32_t)0x0000F000) /*!< EXTI 11 configuration */ |
||
| 1416 | |||
| 1417 | /*!< EXTI8 configuration */ |
||
| 1418 | #define AFIO_EXTICR3_EXTI8_PA ((uint32_t)0x00000000) /*!< PA[8] pin */ |
||
| 1419 | #define AFIO_EXTICR3_EXTI8_PB ((uint32_t)0x00000001) /*!< PB[8] pin */ |
||
| 1420 | #define AFIO_EXTICR3_EXTI8_PC ((uint32_t)0x00000002) /*!< PC[8] pin */ |
||
| 1421 | #define AFIO_EXTICR3_EXTI8_PD ((uint32_t)0x00000003) /*!< PD[8] pin */ |
||
| 1422 | #define AFIO_EXTICR3_EXTI8_PE ((uint32_t)0x00000004) /*!< PE[8] pin */ |
||
| 1423 | #define AFIO_EXTICR3_EXTI8_PF ((uint32_t)0x00000005) /*!< PF[8] pin */ |
||
| 1424 | #define AFIO_EXTICR3_EXTI8_PG ((uint32_t)0x00000006) /*!< PG[8] pin */ |
||
| 1425 | |||
| 1426 | /*!< EXTI9 configuration */ |
||
| 1427 | #define AFIO_EXTICR3_EXTI9_PA ((uint32_t)0x00000000) /*!< PA[9] pin */ |
||
| 1428 | #define AFIO_EXTICR3_EXTI9_PB ((uint32_t)0x00000010) /*!< PB[9] pin */ |
||
| 1429 | #define AFIO_EXTICR3_EXTI9_PC ((uint32_t)0x00000020) /*!< PC[9] pin */ |
||
| 1430 | #define AFIO_EXTICR3_EXTI9_PD ((uint32_t)0x00000030) /*!< PD[9] pin */ |
||
| 1431 | #define AFIO_EXTICR3_EXTI9_PE ((uint32_t)0x00000040) /*!< PE[9] pin */ |
||
| 1432 | #define AFIO_EXTICR3_EXTI9_PF ((uint32_t)0x00000050) /*!< PF[9] pin */ |
||
| 1433 | #define AFIO_EXTICR3_EXTI9_PG ((uint32_t)0x00000060) /*!< PG[9] pin */ |
||
| 1434 | |||
| 1435 | /*!< EXTI10 configuration */ |
||
| 1436 | #define AFIO_EXTICR3_EXTI10_PA ((uint32_t)0x00000000) /*!< PA[10] pin */ |
||
| 1437 | #define AFIO_EXTICR3_EXTI10_PB ((uint32_t)0x00000100) /*!< PB[10] pin */ |
||
| 1438 | #define AFIO_EXTICR3_EXTI10_PC ((uint32_t)0x00000200) /*!< PC[10] pin */ |
||
| 1439 | #define AFIO_EXTICR3_EXTI10_PD ((uint32_t)0x00000300) /*!< PD[10] pin */ |
||
| 1440 | #define AFIO_EXTICR3_EXTI10_PE ((uint32_t)0x00000400) /*!< PE[10] pin */ |
||
| 1441 | #define AFIO_EXTICR3_EXTI10_PF ((uint32_t)0x00000500) /*!< PF[10] pin */ |
||
| 1442 | #define AFIO_EXTICR3_EXTI10_PG ((uint32_t)0x00000600) /*!< PG[10] pin */ |
||
| 1443 | |||
| 1444 | /*!< EXTI11 configuration */ |
||
| 1445 | #define AFIO_EXTICR3_EXTI11_PA ((uint32_t)0x00000000) /*!< PA[11] pin */ |
||
| 1446 | #define AFIO_EXTICR3_EXTI11_PB ((uint32_t)0x00001000) /*!< PB[11] pin */ |
||
| 1447 | #define AFIO_EXTICR3_EXTI11_PC ((uint32_t)0x00002000) /*!< PC[11] pin */ |
||
| 1448 | #define AFIO_EXTICR3_EXTI11_PD ((uint32_t)0x00003000) /*!< PD[11] pin */ |
||
| 1449 | #define AFIO_EXTICR3_EXTI11_PE ((uint32_t)0x00004000) /*!< PE[11] pin */ |
||
| 1450 | #define AFIO_EXTICR3_EXTI11_PF ((uint32_t)0x00005000) /*!< PF[11] pin */ |
||
| 1451 | #define AFIO_EXTICR3_EXTI11_PG ((uint32_t)0x00006000) /*!< PG[11] pin */ |
||
| 1452 | |||
| 1453 | /***************** Bit definition for AFIO_EXTICR4 register *****************/ |
||
| 1454 | #define AFIO_EXTICR4_EXTI12 ((uint32_t)0x0000000F) /*!< EXTI 12 configuration */ |
||
| 1455 | #define AFIO_EXTICR4_EXTI13 ((uint32_t)0x000000F0) /*!< EXTI 13 configuration */ |
||
| 1456 | #define AFIO_EXTICR4_EXTI14 ((uint32_t)0x00000F00) /*!< EXTI 14 configuration */ |
||
| 1457 | #define AFIO_EXTICR4_EXTI15 ((uint32_t)0x0000F000) /*!< EXTI 15 configuration */ |
||
| 1458 | |||
| 1459 | /* EXTI12 configuration */ |
||
| 1460 | #define AFIO_EXTICR4_EXTI12_PA ((uint32_t)0x00000000) /*!< PA[12] pin */ |
||
| 1461 | #define AFIO_EXTICR4_EXTI12_PB ((uint32_t)0x00000001) /*!< PB[12] pin */ |
||
| 1462 | #define AFIO_EXTICR4_EXTI12_PC ((uint32_t)0x00000002) /*!< PC[12] pin */ |
||
| 1463 | #define AFIO_EXTICR4_EXTI12_PD ((uint32_t)0x00000003) /*!< PD[12] pin */ |
||
| 1464 | #define AFIO_EXTICR4_EXTI12_PE ((uint32_t)0x00000004) /*!< PE[12] pin */ |
||
| 1465 | #define AFIO_EXTICR4_EXTI12_PF ((uint32_t)0x00000005) /*!< PF[12] pin */ |
||
| 1466 | #define AFIO_EXTICR4_EXTI12_PG ((uint32_t)0x00000006) /*!< PG[12] pin */ |
||
| 1467 | |||
| 1468 | /* EXTI13 configuration */ |
||
| 1469 | #define AFIO_EXTICR4_EXTI13_PA ((uint32_t)0x00000000) /*!< PA[13] pin */ |
||
| 1470 | #define AFIO_EXTICR4_EXTI13_PB ((uint32_t)0x00000010) /*!< PB[13] pin */ |
||
| 1471 | #define AFIO_EXTICR4_EXTI13_PC ((uint32_t)0x00000020) /*!< PC[13] pin */ |
||
| 1472 | #define AFIO_EXTICR4_EXTI13_PD ((uint32_t)0x00000030) /*!< PD[13] pin */ |
||
| 1473 | #define AFIO_EXTICR4_EXTI13_PE ((uint32_t)0x00000040) /*!< PE[13] pin */ |
||
| 1474 | #define AFIO_EXTICR4_EXTI13_PF ((uint32_t)0x00000050) /*!< PF[13] pin */ |
||
| 1475 | #define AFIO_EXTICR4_EXTI13_PG ((uint32_t)0x00000060) /*!< PG[13] pin */ |
||
| 1476 | |||
| 1477 | /*!< EXTI14 configuration */ |
||
| 1478 | #define AFIO_EXTICR4_EXTI14_PA ((uint32_t)0x00000000) /*!< PA[14] pin */ |
||
| 1479 | #define AFIO_EXTICR4_EXTI14_PB ((uint32_t)0x00000100) /*!< PB[14] pin */ |
||
| 1480 | #define AFIO_EXTICR4_EXTI14_PC ((uint32_t)0x00000200) /*!< PC[14] pin */ |
||
| 1481 | #define AFIO_EXTICR4_EXTI14_PD ((uint32_t)0x00000300) /*!< PD[14] pin */ |
||
| 1482 | #define AFIO_EXTICR4_EXTI14_PE ((uint32_t)0x00000400) /*!< PE[14] pin */ |
||
| 1483 | #define AFIO_EXTICR4_EXTI14_PF ((uint32_t)0x00000500) /*!< PF[14] pin */ |
||
| 1484 | #define AFIO_EXTICR4_EXTI14_PG ((uint32_t)0x00000600) /*!< PG[14] pin */ |
||
| 1485 | |||
| 1486 | /*!< EXTI15 configuration */ |
||
| 1487 | #define AFIO_EXTICR4_EXTI15_PA ((uint32_t)0x00000000) /*!< PA[15] pin */ |
||
| 1488 | #define AFIO_EXTICR4_EXTI15_PB ((uint32_t)0x00001000) /*!< PB[15] pin */ |
||
| 1489 | #define AFIO_EXTICR4_EXTI15_PC ((uint32_t)0x00002000) /*!< PC[15] pin */ |
||
| 1490 | #define AFIO_EXTICR4_EXTI15_PD ((uint32_t)0x00003000) /*!< PD[15] pin */ |
||
| 1491 | #define AFIO_EXTICR4_EXTI15_PE ((uint32_t)0x00004000) /*!< PE[15] pin */ |
||
| 1492 | #define AFIO_EXTICR4_EXTI15_PF ((uint32_t)0x00005000) /*!< PF[15] pin */ |
||
| 1493 | #define AFIO_EXTICR4_EXTI15_PG ((uint32_t)0x00006000) /*!< PG[15] pin */ |
||
| 1494 | |||
| 1495 | /****************** Bit definition for AFIO_MAPR2 register ******************/ |
||
| 1496 | |||
| 1497 | |||
| 1498 | |||
| 1499 | /******************************************************************************/ |
||
| 1500 | /* */ |
||
| 1501 | /* SystemTick */ |
||
| 1502 | /* */ |
||
| 1503 | /******************************************************************************/ |
||
| 1504 | |||
| 1505 | /***************** Bit definition for SysTick_CTRL register *****************/ |
||
| 1506 | #define SysTick_CTRL_ENABLE ((uint32_t)0x00000001) /*!< Counter enable */ |
||
| 1507 | #define SysTick_CTRL_TICKINT ((uint32_t)0x00000002) /*!< Counting down to 0 pends the SysTick handler */ |
||
| 1508 | #define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) /*!< Clock source */ |
||
| 1509 | #define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) /*!< Count Flag */ |
||
| 1510 | |||
| 1511 | /***************** Bit definition for SysTick_LOAD register *****************/ |
||
| 1512 | #define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) /*!< Value to load into the SysTick Current Value Register when the counter reaches 0 */ |
||
| 1513 | |||
| 1514 | /***************** Bit definition for SysTick_VAL register ******************/ |
||
| 1515 | #define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) /*!< Current value at the time the register is accessed */ |
||
| 1516 | |||
| 1517 | /***************** Bit definition for SysTick_CALIB register ****************/ |
||
| 1518 | #define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) /*!< Reload value to use for 10ms timing */ |
||
| 1519 | #define SysTick_CALIB_SKEW ((uint32_t)0x40000000) /*!< Calibration value is not exactly 10 ms */ |
||
| 1520 | #define SysTick_CALIB_NOREF ((uint32_t)0x80000000) /*!< The reference clock is not provided */ |
||
| 1521 | |||
| 1522 | /******************************************************************************/ |
||
| 1523 | /* */ |
||
| 1524 | /* Nested Vectored Interrupt Controller */ |
||
| 1525 | /* */ |
||
| 1526 | /******************************************************************************/ |
||
| 1527 | |||
| 1528 | /****************** Bit definition for NVIC_ISER register *******************/ |
||
| 1529 | #define NVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt set enable bits */ |
||
| 1530 | #define NVIC_ISER_SETENA_0 ((uint32_t)0x00000001) /*!< bit 0 */ |
||
| 1531 | #define NVIC_ISER_SETENA_1 ((uint32_t)0x00000002) /*!< bit 1 */ |
||
| 1532 | #define NVIC_ISER_SETENA_2 ((uint32_t)0x00000004) /*!< bit 2 */ |
||
| 1533 | #define NVIC_ISER_SETENA_3 ((uint32_t)0x00000008) /*!< bit 3 */ |
||
| 1534 | #define NVIC_ISER_SETENA_4 ((uint32_t)0x00000010) /*!< bit 4 */ |
||
| 1535 | #define NVIC_ISER_SETENA_5 ((uint32_t)0x00000020) /*!< bit 5 */ |
||
| 1536 | #define NVIC_ISER_SETENA_6 ((uint32_t)0x00000040) /*!< bit 6 */ |
||
| 1537 | #define NVIC_ISER_SETENA_7 ((uint32_t)0x00000080) /*!< bit 7 */ |
||
| 1538 | #define NVIC_ISER_SETENA_8 ((uint32_t)0x00000100) /*!< bit 8 */ |
||
| 1539 | #define NVIC_ISER_SETENA_9 ((uint32_t)0x00000200) /*!< bit 9 */ |
||
| 1540 | #define NVIC_ISER_SETENA_10 ((uint32_t)0x00000400) /*!< bit 10 */ |
||
| 1541 | #define NVIC_ISER_SETENA_11 ((uint32_t)0x00000800) /*!< bit 11 */ |
||
| 1542 | #define NVIC_ISER_SETENA_12 ((uint32_t)0x00001000) /*!< bit 12 */ |
||
| 1543 | #define NVIC_ISER_SETENA_13 ((uint32_t)0x00002000) /*!< bit 13 */ |
||
| 1544 | #define NVIC_ISER_SETENA_14 ((uint32_t)0x00004000) /*!< bit 14 */ |
||
| 1545 | #define NVIC_ISER_SETENA_15 ((uint32_t)0x00008000) /*!< bit 15 */ |
||
| 1546 | #define NVIC_ISER_SETENA_16 ((uint32_t)0x00010000) /*!< bit 16 */ |
||
| 1547 | #define NVIC_ISER_SETENA_17 ((uint32_t)0x00020000) /*!< bit 17 */ |
||
| 1548 | #define NVIC_ISER_SETENA_18 ((uint32_t)0x00040000) /*!< bit 18 */ |
||
| 1549 | #define NVIC_ISER_SETENA_19 ((uint32_t)0x00080000) /*!< bit 19 */ |
||
| 1550 | #define NVIC_ISER_SETENA_20 ((uint32_t)0x00100000) /*!< bit 20 */ |
||
| 1551 | #define NVIC_ISER_SETENA_21 ((uint32_t)0x00200000) /*!< bit 21 */ |
||
| 1552 | #define NVIC_ISER_SETENA_22 ((uint32_t)0x00400000) /*!< bit 22 */ |
||
| 1553 | #define NVIC_ISER_SETENA_23 ((uint32_t)0x00800000) /*!< bit 23 */ |
||
| 1554 | #define NVIC_ISER_SETENA_24 ((uint32_t)0x01000000) /*!< bit 24 */ |
||
| 1555 | #define NVIC_ISER_SETENA_25 ((uint32_t)0x02000000) /*!< bit 25 */ |
||
| 1556 | #define NVIC_ISER_SETENA_26 ((uint32_t)0x04000000) /*!< bit 26 */ |
||
| 1557 | #define NVIC_ISER_SETENA_27 ((uint32_t)0x08000000) /*!< bit 27 */ |
||
| 1558 | #define NVIC_ISER_SETENA_28 ((uint32_t)0x10000000) /*!< bit 28 */ |
||
| 1559 | #define NVIC_ISER_SETENA_29 ((uint32_t)0x20000000) /*!< bit 29 */ |
||
| 1560 | #define NVIC_ISER_SETENA_30 ((uint32_t)0x40000000) /*!< bit 30 */ |
||
| 1561 | #define NVIC_ISER_SETENA_31 ((uint32_t)0x80000000) /*!< bit 31 */ |
||
| 1562 | |||
| 1563 | /****************** Bit definition for NVIC_ICER register *******************/ |
||
| 1564 | #define NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-enable bits */ |
||
| 1565 | #define NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001) /*!< bit 0 */ |
||
| 1566 | #define NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002) /*!< bit 1 */ |
||
| 1567 | #define NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004) /*!< bit 2 */ |
||
| 1568 | #define NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008) /*!< bit 3 */ |
||
| 1569 | #define NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010) /*!< bit 4 */ |
||
| 1570 | #define NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020) /*!< bit 5 */ |
||
| 1571 | #define NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040) /*!< bit 6 */ |
||
| 1572 | #define NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080) /*!< bit 7 */ |
||
| 1573 | #define NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100) /*!< bit 8 */ |
||
| 1574 | #define NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200) /*!< bit 9 */ |
||
| 1575 | #define NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400) /*!< bit 10 */ |
||
| 1576 | #define NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800) /*!< bit 11 */ |
||
| 1577 | #define NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000) /*!< bit 12 */ |
||
| 1578 | #define NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000) /*!< bit 13 */ |
||
| 1579 | #define NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000) /*!< bit 14 */ |
||
| 1580 | #define NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000) /*!< bit 15 */ |
||
| 1581 | #define NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000) /*!< bit 16 */ |
||
| 1582 | #define NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000) /*!< bit 17 */ |
||
| 1583 | #define NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000) /*!< bit 18 */ |
||
| 1584 | #define NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000) /*!< bit 19 */ |
||
| 1585 | #define NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000) /*!< bit 20 */ |
||
| 1586 | #define NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000) /*!< bit 21 */ |
||
| 1587 | #define NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000) /*!< bit 22 */ |
||
| 1588 | #define NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000) /*!< bit 23 */ |
||
| 1589 | #define NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000) /*!< bit 24 */ |
||
| 1590 | #define NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000) /*!< bit 25 */ |
||
| 1591 | #define NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000) /*!< bit 26 */ |
||
| 1592 | #define NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000) /*!< bit 27 */ |
||
| 1593 | #define NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000) /*!< bit 28 */ |
||
| 1594 | #define NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000) /*!< bit 29 */ |
||
| 1595 | #define NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000) /*!< bit 30 */ |
||
| 1596 | #define NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000) /*!< bit 31 */ |
||
| 1597 | |||
| 1598 | /****************** Bit definition for NVIC_ISPR register *******************/ |
||
| 1599 | #define NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt set-pending bits */ |
||
| 1600 | #define NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */ |
||
| 1601 | #define NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */ |
||
| 1602 | #define NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */ |
||
| 1603 | #define NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */ |
||
| 1604 | #define NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */ |
||
| 1605 | #define NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */ |
||
| 1606 | #define NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */ |
||
| 1607 | #define NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */ |
||
| 1608 | #define NVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */ |
||
| 1609 | #define NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */ |
||
| 1610 | #define NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */ |
||
| 1611 | #define NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */ |
||
| 1612 | #define NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */ |
||
| 1613 | #define NVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */ |
||
| 1614 | #define NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */ |
||
| 1615 | #define NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */ |
||
| 1616 | #define NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */ |
||
| 1617 | #define NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */ |
||
| 1618 | #define NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */ |
||
| 1619 | #define NVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */ |
||
| 1620 | #define NVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */ |
||
| 1621 | #define NVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */ |
||
| 1622 | #define NVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */ |
||
| 1623 | #define NVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */ |
||
| 1624 | #define NVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */ |
||
| 1625 | #define NVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */ |
||
| 1626 | #define NVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */ |
||
| 1627 | #define NVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */ |
||
| 1628 | #define NVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */ |
||
| 1629 | #define NVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */ |
||
| 1630 | #define NVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */ |
||
| 1631 | #define NVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */ |
||
| 1632 | |||
| 1633 | /****************** Bit definition for NVIC_ICPR register *******************/ |
||
| 1634 | #define NVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-pending bits */ |
||
| 1635 | #define NVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */ |
||
| 1636 | #define NVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */ |
||
| 1637 | #define NVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */ |
||
| 1638 | #define NVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */ |
||
| 1639 | #define NVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */ |
||
| 1640 | #define NVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */ |
||
| 1641 | #define NVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */ |
||
| 1642 | #define NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */ |
||
| 1643 | #define NVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */ |
||
| 1644 | #define NVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */ |
||
| 1645 | #define NVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */ |
||
| 1646 | #define NVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */ |
||
| 1647 | #define NVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */ |
||
| 1648 | #define NVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */ |
||
| 1649 | #define NVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */ |
||
| 1650 | #define NVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */ |
||
| 1651 | #define NVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */ |
||
| 1652 | #define NVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */ |
||
| 1653 | #define NVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */ |
||
| 1654 | #define NVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */ |
||
| 1655 | #define NVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */ |
||
| 1656 | #define NVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */ |
||
| 1657 | #define NVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */ |
||
| 1658 | #define NVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */ |
||
| 1659 | #define NVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */ |
||
| 1660 | #define NVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */ |
||
| 1661 | #define NVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */ |
||
| 1662 | #define NVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */ |
||
| 1663 | #define NVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */ |
||
| 1664 | #define NVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */ |
||
| 1665 | #define NVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */ |
||
| 1666 | #define NVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */ |
||
| 1667 | |||
| 1668 | /****************** Bit definition for NVIC_IABR register *******************/ |
||
| 1669 | #define NVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF) /*!< Interrupt active flags */ |
||
| 1670 | #define NVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001) /*!< bit 0 */ |
||
| 1671 | #define NVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002) /*!< bit 1 */ |
||
| 1672 | #define NVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004) /*!< bit 2 */ |
||
| 1673 | #define NVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008) /*!< bit 3 */ |
||
| 1674 | #define NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010) /*!< bit 4 */ |
||
| 1675 | #define NVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020) /*!< bit 5 */ |
||
| 1676 | #define NVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040) /*!< bit 6 */ |
||
| 1677 | #define NVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080) /*!< bit 7 */ |
||
| 1678 | #define NVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100) /*!< bit 8 */ |
||
| 1679 | #define NVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200) /*!< bit 9 */ |
||
| 1680 | #define NVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400) /*!< bit 10 */ |
||
| 1681 | #define NVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800) /*!< bit 11 */ |
||
| 1682 | #define NVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000) /*!< bit 12 */ |
||
| 1683 | #define NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000) /*!< bit 13 */ |
||
| 1684 | #define NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000) /*!< bit 14 */ |
||
| 1685 | #define NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000) /*!< bit 15 */ |
||
| 1686 | #define NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000) /*!< bit 16 */ |
||
| 1687 | #define NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000) /*!< bit 17 */ |
||
| 1688 | #define NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000) /*!< bit 18 */ |
||
| 1689 | #define NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000) /*!< bit 19 */ |
||
| 1690 | #define NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000) /*!< bit 20 */ |
||
| 1691 | #define NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000) /*!< bit 21 */ |
||
| 1692 | #define NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000) /*!< bit 22 */ |
||
| 1693 | #define NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000) /*!< bit 23 */ |
||
| 1694 | #define NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000) /*!< bit 24 */ |
||
| 1695 | #define NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000) /*!< bit 25 */ |
||
| 1696 | #define NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000) /*!< bit 26 */ |
||
| 1697 | #define NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000) /*!< bit 27 */ |
||
| 1698 | #define NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000) /*!< bit 28 */ |
||
| 1699 | #define NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000) /*!< bit 29 */ |
||
| 1700 | #define NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000) /*!< bit 30 */ |
||
| 1701 | #define NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000) /*!< bit 31 */ |
||
| 1702 | |||
| 1703 | /****************** Bit definition for NVIC_PRI0 register *******************/ |
||
| 1704 | #define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) /*!< Priority of interrupt 0 */ |
||
| 1705 | #define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 1 */ |
||
| 1706 | #define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 2 */ |
||
| 1707 | #define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) /*!< Priority of interrupt 3 */ |
||
| 1708 | |||
| 1709 | /****************** Bit definition for NVIC_PRI1 register *******************/ |
||
| 1710 | #define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) /*!< Priority of interrupt 4 */ |
||
| 1711 | #define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 5 */ |
||
| 1712 | #define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 6 */ |
||
| 1713 | #define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) /*!< Priority of interrupt 7 */ |
||
| 1714 | |||
| 1715 | /****************** Bit definition for NVIC_PRI2 register *******************/ |
||
| 1716 | #define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) /*!< Priority of interrupt 8 */ |
||
| 1717 | #define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 9 */ |
||
| 1718 | #define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 10 */ |
||
| 1719 | #define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) /*!< Priority of interrupt 11 */ |
||
| 1720 | |||
| 1721 | /****************** Bit definition for NVIC_PRI3 register *******************/ |
||
| 1722 | #define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) /*!< Priority of interrupt 12 */ |
||
| 1723 | #define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 13 */ |
||
| 1724 | #define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 14 */ |
||
| 1725 | #define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) /*!< Priority of interrupt 15 */ |
||
| 1726 | |||
| 1727 | /****************** Bit definition for NVIC_PRI4 register *******************/ |
||
| 1728 | #define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) /*!< Priority of interrupt 16 */ |
||
| 1729 | #define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 17 */ |
||
| 1730 | #define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 18 */ |
||
| 1731 | #define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) /*!< Priority of interrupt 19 */ |
||
| 1732 | |||
| 1733 | /****************** Bit definition for NVIC_PRI5 register *******************/ |
||
| 1734 | #define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) /*!< Priority of interrupt 20 */ |
||
| 1735 | #define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 21 */ |
||
| 1736 | #define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 22 */ |
||
| 1737 | #define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) /*!< Priority of interrupt 23 */ |
||
| 1738 | |||
| 1739 | /****************** Bit definition for NVIC_PRI6 register *******************/ |
||
| 1740 | #define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) /*!< Priority of interrupt 24 */ |
||
| 1741 | #define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 25 */ |
||
| 1742 | #define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 26 */ |
||
| 1743 | #define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) /*!< Priority of interrupt 27 */ |
||
| 1744 | |||
| 1745 | /****************** Bit definition for NVIC_PRI7 register *******************/ |
||
| 1746 | #define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) /*!< Priority of interrupt 28 */ |
||
| 1747 | #define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 29 */ |
||
| 1748 | #define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 30 */ |
||
| 1749 | #define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) /*!< Priority of interrupt 31 */ |
||
| 1750 | |||
| 1751 | /****************** Bit definition for SCB_CPUID register *******************/ |
||
| 1752 | #define SCB_CPUID_REVISION ((uint32_t)0x0000000F) /*!< Implementation defined revision number */ |
||
| 1753 | #define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) /*!< Number of processor within family */ |
||
| 1754 | #define SCB_CPUID_Constant ((uint32_t)0x000F0000) /*!< Reads as 0x0F */ |
||
| 1755 | #define SCB_CPUID_VARIANT ((uint32_t)0x00F00000) /*!< Implementation defined variant number */ |
||
| 1756 | #define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) /*!< Implementer code. ARM is 0x41 */ |
||
| 1757 | |||
| 1758 | /******************* Bit definition for SCB_ICSR register *******************/ |
||
| 1759 | #define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) /*!< Active ISR number field */ |
||
| 1760 | #define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800) /*!< All active exceptions minus the IPSR_current_exception yields the empty set */ |
||
| 1761 | #define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) /*!< Pending ISR number field */ |
||
| 1762 | #define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000) /*!< Interrupt pending flag */ |
||
| 1763 | #define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) /*!< It indicates that a pending interrupt becomes active in the next running cycle */ |
||
| 1764 | #define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) /*!< Clear pending SysTick bit */ |
||
| 1765 | #define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000) /*!< Set pending SysTick bit */ |
||
| 1766 | #define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) /*!< Clear pending pendSV bit */ |
||
| 1767 | #define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000) /*!< Set pending pendSV bit */ |
||
| 1768 | #define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) /*!< Set pending NMI bit */ |
||
| 1769 | |||
| 1770 | /******************* Bit definition for SCB_VTOR register *******************/ |
||
| 1771 | #define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) /*!< Vector table base offset field */ |
||
| 1772 | #define SCB_VTOR_TBLBASE ((uint32_t)0x20000000) /*!< Table base in code(0) or RAM(1) */ |
||
| 1773 | |||
| 1774 | /*!<***************** Bit definition for SCB_AIRCR register *******************/ |
||
| 1775 | #define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001) /*!< System Reset bit */ |
||
| 1776 | #define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) /*!< Clear active vector bit */ |
||
| 1777 | #define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) /*!< Requests chip control logic to generate a reset */ |
||
| 1778 | |||
| 1779 | #define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) /*!< PRIGROUP[2:0] bits (Priority group) */ |
||
| 1780 | #define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 1781 | #define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 1782 | #define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) /*!< Bit 2 */ |
||
| 1783 | |||
| 1784 | /* prority group configuration */ |
||
| 1785 | #define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) /*!< Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */ |
||
| 1786 | #define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) /*!< Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */ |
||
| 1787 | #define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) /*!< Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */ |
||
| 1788 | #define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) /*!< Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */ |
||
| 1789 | #define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) /*!< Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */ |
||
| 1790 | #define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) /*!< Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */ |
||
| 1791 | #define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) /*!< Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */ |
||
| 1792 | #define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) /*!< Priority group=7 (no pre-emption priority, 8 bits of subpriority) */ |
||
| 1793 | |||
| 1794 | #define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) /*!< Data endianness bit */ |
||
| 1795 | #define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) /*!< Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */ |
||
| 1796 | |||
| 1797 | /******************* Bit definition for SCB_SCR register ********************/ |
||
| 1798 | #define SCB_SCR_SLEEPONEXIT ((uint32_t)0x00000002) /*!< Sleep on exit bit */ |
||
| 1799 | #define SCB_SCR_SLEEPDEEP ((uint32_t)0x00000004) /*!< Sleep deep bit */ |
||
| 1800 | #define SCB_SCR_SEVONPEND ((uint32_t)0x00000010) /*!< Wake up from WFE */ |
||
| 1801 | |||
| 1802 | /******************** Bit definition for SCB_CCR register *******************/ |
||
| 1803 | #define SCB_CCR_NONBASETHRDENA ((uint32_t)0x00000001) /*!< Thread mode can be entered from any level in Handler mode by controlled return value */ |
||
| 1804 | #define SCB_CCR_USERSETMPEND ((uint32_t)0x00000002) /*!< Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */ |
||
| 1805 | #define SCB_CCR_UNALIGN_TRP ((uint32_t)0x00000008) /*!< Trap for unaligned access */ |
||
| 1806 | #define SCB_CCR_DIV_0_TRP ((uint32_t)0x00000010) /*!< Trap on Divide by 0 */ |
||
| 1807 | #define SCB_CCR_BFHFNMIGN ((uint32_t)0x00000100) /*!< Handlers running at priority -1 and -2 */ |
||
| 1808 | #define SCB_CCR_STKALIGN ((uint32_t)0x00000200) /*!< On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */ |
||
| 1809 | |||
| 1810 | /******************* Bit definition for SCB_SHPR register ********************/ |
||
| 1811 | #define SCB_SHPR_PRI_N ((uint32_t)0x000000FF) /*!< Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */ |
||
| 1812 | #define SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00) /*!< Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */ |
||
| 1813 | #define SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000) /*!< Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */ |
||
| 1814 | #define SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000) /*!< Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */ |
||
| 1815 | |||
| 1816 | /****************** Bit definition for SCB_SHCSR register *******************/ |
||
| 1817 | #define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) /*!< MemManage is active */ |
||
| 1818 | #define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) /*!< BusFault is active */ |
||
| 1819 | #define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) /*!< UsageFault is active */ |
||
| 1820 | #define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) /*!< SVCall is active */ |
||
| 1821 | #define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) /*!< Monitor is active */ |
||
| 1822 | #define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) /*!< PendSV is active */ |
||
| 1823 | #define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) /*!< SysTick is active */ |
||
| 1824 | #define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) /*!< Usage Fault is pended */ |
||
| 1825 | #define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) /*!< MemManage is pended */ |
||
| 1826 | #define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) /*!< Bus Fault is pended */ |
||
| 1827 | #define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) /*!< SVCall is pended */ |
||
| 1828 | #define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) /*!< MemManage enable */ |
||
| 1829 | #define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) /*!< Bus Fault enable */ |
||
| 1830 | #define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) /*!< UsageFault enable */ |
||
| 1831 | |||
| 1832 | /******************* Bit definition for SCB_CFSR register *******************/ |
||
| 1833 | /*!< MFSR */ |
||
| 1834 | #define SCB_CFSR_IACCVIOL ((uint32_t)0x00000001) /*!< Instruction access violation */ |
||
| 1835 | #define SCB_CFSR_DACCVIOL ((uint32_t)0x00000002) /*!< Data access violation */ |
||
| 1836 | #define SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008) /*!< Unstacking error */ |
||
| 1837 | #define SCB_CFSR_MSTKERR ((uint32_t)0x00000010) /*!< Stacking error */ |
||
| 1838 | #define SCB_CFSR_MMARVALID ((uint32_t)0x00000080) /*!< Memory Manage Address Register address valid flag */ |
||
| 1839 | /*!< BFSR */ |
||
| 1840 | #define SCB_CFSR_IBUSERR ((uint32_t)0x00000100) /*!< Instruction bus error flag */ |
||
| 1841 | #define SCB_CFSR_PRECISERR ((uint32_t)0x00000200) /*!< Precise data bus error */ |
||
| 1842 | #define SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400) /*!< Imprecise data bus error */ |
||
| 1843 | #define SCB_CFSR_UNSTKERR ((uint32_t)0x00000800) /*!< Unstacking error */ |
||
| 1844 | #define SCB_CFSR_STKERR ((uint32_t)0x00001000) /*!< Stacking error */ |
||
| 1845 | #define SCB_CFSR_BFARVALID ((uint32_t)0x00008000) /*!< Bus Fault Address Register address valid flag */ |
||
| 1846 | /*!< UFSR */ |
||
| 1847 | #define SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000) /*!< The processor attempt to execute an undefined instruction */ |
||
| 1848 | #define SCB_CFSR_INVSTATE ((uint32_t)0x00020000) /*!< Invalid combination of EPSR and instruction */ |
||
| 1849 | #define SCB_CFSR_INVPC ((uint32_t)0x00040000) /*!< Attempt to load EXC_RETURN into pc illegally */ |
||
| 1850 | #define SCB_CFSR_NOCP ((uint32_t)0x00080000) /*!< Attempt to use a coprocessor instruction */ |
||
| 1851 | #define SCB_CFSR_UNALIGNED ((uint32_t)0x01000000) /*!< Fault occurs when there is an attempt to make an unaligned memory access */ |
||
| 1852 | #define SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000) /*!< Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */ |
||
| 1853 | |||
| 1854 | /******************* Bit definition for SCB_HFSR register *******************/ |
||
| 1855 | #define SCB_HFSR_VECTTBL ((uint32_t)0x00000002) /*!< Fault occurs because of vector table read on exception processing */ |
||
| 1856 | #define SCB_HFSR_FORCED ((uint32_t)0x40000000) /*!< Hard Fault activated when a configurable Fault was received and cannot activate */ |
||
| 1857 | #define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) /*!< Fault related to debug */ |
||
| 1858 | |||
| 1859 | /******************* Bit definition for SCB_DFSR register *******************/ |
||
| 1860 | #define SCB_DFSR_HALTED ((uint32_t)0x00000001) /*!< Halt request flag */ |
||
| 1861 | #define SCB_DFSR_BKPT ((uint32_t)0x00000002) /*!< BKPT flag */ |
||
| 1862 | #define SCB_DFSR_DWTTRAP ((uint32_t)0x00000004) /*!< Data Watchpoint and Trace (DWT) flag */ |
||
| 1863 | #define SCB_DFSR_VCATCH ((uint32_t)0x00000008) /*!< Vector catch flag */ |
||
| 1864 | #define SCB_DFSR_EXTERNAL ((uint32_t)0x00000010) /*!< External debug request flag */ |
||
| 1865 | |||
| 1866 | /******************* Bit definition for SCB_MMFAR register ******************/ |
||
| 1867 | #define SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Mem Manage fault address field */ |
||
| 1868 | |||
| 1869 | /******************* Bit definition for SCB_BFAR register *******************/ |
||
| 1870 | #define SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Bus fault address field */ |
||
| 1871 | |||
| 1872 | /******************* Bit definition for SCB_afsr register *******************/ |
||
| 1873 | #define SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF) /*!< Implementation defined */ |
||
| 1874 | |||
| 1875 | /******************************************************************************/ |
||
| 1876 | /* */ |
||
| 1877 | /* External Interrupt/Event Controller */ |
||
| 1878 | /* */ |
||
| 1879 | /******************************************************************************/ |
||
| 1880 | |||
| 1881 | /******************* Bit definition for EXTI_IMR register *******************/ |
||
| 1882 | #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */ |
||
| 1883 | #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */ |
||
| 1884 | #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */ |
||
| 1885 | #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */ |
||
| 1886 | #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */ |
||
| 1887 | #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */ |
||
| 1888 | #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */ |
||
| 1889 | #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */ |
||
| 1890 | #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */ |
||
| 1891 | #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */ |
||
| 1892 | #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */ |
||
| 1893 | #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */ |
||
| 1894 | #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */ |
||
| 1895 | #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */ |
||
| 1896 | #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */ |
||
| 1897 | #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */ |
||
| 1898 | #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */ |
||
| 1899 | #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */ |
||
| 1900 | #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */ |
||
| 1901 | #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */ |
||
| 1902 | |||
| 1903 | /******************* Bit definition for EXTI_EMR register *******************/ |
||
| 1904 | #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */ |
||
| 1905 | #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */ |
||
| 1906 | #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */ |
||
| 1907 | #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */ |
||
| 1908 | #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */ |
||
| 1909 | #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */ |
||
| 1910 | #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */ |
||
| 1911 | #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */ |
||
| 1912 | #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */ |
||
| 1913 | #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */ |
||
| 1914 | #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */ |
||
| 1915 | #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */ |
||
| 1916 | #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */ |
||
| 1917 | #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */ |
||
| 1918 | #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */ |
||
| 1919 | #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */ |
||
| 1920 | #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */ |
||
| 1921 | #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */ |
||
| 1922 | #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */ |
||
| 1923 | #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */ |
||
| 1924 | |||
| 1925 | /****************** Bit definition for EXTI_RTSR register *******************/ |
||
| 1926 | #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */ |
||
| 1927 | #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */ |
||
| 1928 | #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */ |
||
| 1929 | #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */ |
||
| 1930 | #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */ |
||
| 1931 | #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */ |
||
| 1932 | #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */ |
||
| 1933 | #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */ |
||
| 1934 | #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */ |
||
| 1935 | #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */ |
||
| 1936 | #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */ |
||
| 1937 | #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */ |
||
| 1938 | #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */ |
||
| 1939 | #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */ |
||
| 1940 | #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */ |
||
| 1941 | #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */ |
||
| 1942 | #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */ |
||
| 1943 | #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */ |
||
| 1944 | #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */ |
||
| 1945 | #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */ |
||
| 1946 | |||
| 1947 | /****************** Bit definition for EXTI_FTSR register *******************/ |
||
| 1948 | #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */ |
||
| 1949 | #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */ |
||
| 1950 | #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */ |
||
| 1951 | #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */ |
||
| 1952 | #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */ |
||
| 1953 | #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */ |
||
| 1954 | #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */ |
||
| 1955 | #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */ |
||
| 1956 | #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */ |
||
| 1957 | #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */ |
||
| 1958 | #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */ |
||
| 1959 | #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */ |
||
| 1960 | #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */ |
||
| 1961 | #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */ |
||
| 1962 | #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */ |
||
| 1963 | #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */ |
||
| 1964 | #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */ |
||
| 1965 | #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */ |
||
| 1966 | #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */ |
||
| 1967 | #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */ |
||
| 1968 | |||
| 1969 | /****************** Bit definition for EXTI_SWIER register ******************/ |
||
| 1970 | #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */ |
||
| 1971 | #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */ |
||
| 1972 | #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */ |
||
| 1973 | #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */ |
||
| 1974 | #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */ |
||
| 1975 | #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */ |
||
| 1976 | #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */ |
||
| 1977 | #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */ |
||
| 1978 | #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */ |
||
| 1979 | #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */ |
||
| 1980 | #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */ |
||
| 1981 | #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */ |
||
| 1982 | #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */ |
||
| 1983 | #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */ |
||
| 1984 | #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */ |
||
| 1985 | #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */ |
||
| 1986 | #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */ |
||
| 1987 | #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */ |
||
| 1988 | #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */ |
||
| 1989 | #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */ |
||
| 1990 | |||
| 1991 | /******************* Bit definition for EXTI_PR register ********************/ |
||
| 1992 | #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */ |
||
| 1993 | #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */ |
||
| 1994 | #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */ |
||
| 1995 | #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */ |
||
| 1996 | #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */ |
||
| 1997 | #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */ |
||
| 1998 | #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */ |
||
| 1999 | #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */ |
||
| 2000 | #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */ |
||
| 2001 | #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */ |
||
| 2002 | #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */ |
||
| 2003 | #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */ |
||
| 2004 | #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */ |
||
| 2005 | #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */ |
||
| 2006 | #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */ |
||
| 2007 | #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */ |
||
| 2008 | #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */ |
||
| 2009 | #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */ |
||
| 2010 | #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */ |
||
| 2011 | #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */ |
||
| 2012 | |||
| 2013 | /******************************************************************************/ |
||
| 2014 | /* */ |
||
| 2015 | /* DMA Controller */ |
||
| 2016 | /* */ |
||
| 2017 | /******************************************************************************/ |
||
| 2018 | |||
| 2019 | /******************* Bit definition for DMA_ISR register ********************/ |
||
| 2020 | #define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt flag */ |
||
| 2021 | #define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete flag */ |
||
| 2022 | #define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer flag */ |
||
| 2023 | #define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error flag */ |
||
| 2024 | #define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt flag */ |
||
| 2025 | #define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete flag */ |
||
| 2026 | #define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer flag */ |
||
| 2027 | #define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error flag */ |
||
| 2028 | #define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt flag */ |
||
| 2029 | #define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete flag */ |
||
| 2030 | #define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer flag */ |
||
| 2031 | #define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error flag */ |
||
| 2032 | #define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt flag */ |
||
| 2033 | #define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete flag */ |
||
| 2034 | #define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer flag */ |
||
| 2035 | #define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error flag */ |
||
| 2036 | #define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt flag */ |
||
| 2037 | #define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete flag */ |
||
| 2038 | #define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer flag */ |
||
| 2039 | #define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error flag */ |
||
| 2040 | #define DMA_ISR_GIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt flag */ |
||
| 2041 | #define DMA_ISR_TCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete flag */ |
||
| 2042 | #define DMA_ISR_HTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer flag */ |
||
| 2043 | #define DMA_ISR_TEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error flag */ |
||
| 2044 | #define DMA_ISR_GIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt flag */ |
||
| 2045 | #define DMA_ISR_TCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete flag */ |
||
| 2046 | #define DMA_ISR_HTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer flag */ |
||
| 2047 | #define DMA_ISR_TEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error flag */ |
||
| 2048 | |||
| 2049 | /******************* Bit definition for DMA_IFCR register *******************/ |
||
| 2050 | #define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt clear */ |
||
| 2051 | #define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete clear */ |
||
| 2052 | #define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer clear */ |
||
| 2053 | #define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error clear */ |
||
| 2054 | #define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt clear */ |
||
| 2055 | #define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete clear */ |
||
| 2056 | #define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer clear */ |
||
| 2057 | #define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error clear */ |
||
| 2058 | #define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt clear */ |
||
| 2059 | #define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete clear */ |
||
| 2060 | #define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer clear */ |
||
| 2061 | #define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error clear */ |
||
| 2062 | #define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt clear */ |
||
| 2063 | #define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete clear */ |
||
| 2064 | #define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer clear */ |
||
| 2065 | #define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error clear */ |
||
| 2066 | #define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt clear */ |
||
| 2067 | #define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete clear */ |
||
| 2068 | #define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer clear */ |
||
| 2069 | #define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error clear */ |
||
| 2070 | #define DMA_IFCR_CGIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt clear */ |
||
| 2071 | #define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete clear */ |
||
| 2072 | #define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer clear */ |
||
| 2073 | #define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error clear */ |
||
| 2074 | #define DMA_IFCR_CGIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt clear */ |
||
| 2075 | #define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete clear */ |
||
| 2076 | #define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer clear */ |
||
| 2077 | #define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error clear */ |
||
| 2078 | |||
| 2079 | /******************* Bit definition for DMA_CCR register *******************/ |
||
| 2080 | #define DMA_CCR_EN ((uint32_t)0x00000001) /*!< Channel enable */ |
||
| 2081 | #define DMA_CCR_TCIE ((uint32_t)0x00000002) /*!< Transfer complete interrupt enable */ |
||
| 2082 | #define DMA_CCR_HTIE ((uint32_t)0x00000004) /*!< Half Transfer interrupt enable */ |
||
| 2083 | #define DMA_CCR_TEIE ((uint32_t)0x00000008) /*!< Transfer error interrupt enable */ |
||
| 2084 | #define DMA_CCR_DIR ((uint32_t)0x00000010) /*!< Data transfer direction */ |
||
| 2085 | #define DMA_CCR_CIRC ((uint32_t)0x00000020) /*!< Circular mode */ |
||
| 2086 | #define DMA_CCR_PINC ((uint32_t)0x00000040) /*!< Peripheral increment mode */ |
||
| 2087 | #define DMA_CCR_MINC ((uint32_t)0x00000080) /*!< Memory increment mode */ |
||
| 2088 | |||
| 2089 | #define DMA_CCR_PSIZE ((uint32_t)0x00000300) /*!< PSIZE[1:0] bits (Peripheral size) */ |
||
| 2090 | #define DMA_CCR_PSIZE_0 ((uint32_t)0x00000100) /*!< Bit 0 */ |
||
| 2091 | #define DMA_CCR_PSIZE_1 ((uint32_t)0x00000200) /*!< Bit 1 */ |
||
| 2092 | |||
| 2093 | #define DMA_CCR_MSIZE ((uint32_t)0x00000C00) /*!< MSIZE[1:0] bits (Memory size) */ |
||
| 2094 | #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 2095 | #define DMA_CCR_MSIZE_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 2096 | |||
| 2097 | #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channel Priority level) */ |
||
| 2098 | #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 2099 | #define DMA_CCR_PL_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 2100 | |||
| 2101 | #define DMA_CCR_MEM2MEM ((uint32_t)0x00004000) /*!< Memory to memory mode */ |
||
| 2102 | |||
| 2103 | /****************** Bit definition for DMA_CNDTR register ******************/ |
||
| 2104 | #define DMA_CNDTR_NDT ((uint32_t)0x0000FFFF) /*!< Number of data to Transfer */ |
||
| 2105 | |||
| 2106 | /****************** Bit definition for DMA_CPAR register *******************/ |
||
| 2107 | #define DMA_CPAR_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */ |
||
| 2108 | |||
| 2109 | /****************** Bit definition for DMA_CMAR register *******************/ |
||
| 2110 | #define DMA_CMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */ |
||
| 2111 | |||
| 2112 | /******************************************************************************/ |
||
| 2113 | /* */ |
||
| 2114 | /* Analog to Digital Converter */ |
||
| 2115 | /* */ |
||
| 2116 | /******************************************************************************/ |
||
| 2117 | |||
| 2118 | /******************** Bit definition for ADC_SR register ********************/ |
||
| 2119 | #define ADC_SR_AWD ((uint32_t)0x00000001) /*!< Analog watchdog flag */ |
||
| 2120 | #define ADC_SR_EOC ((uint32_t)0x00000002) /*!< End of conversion */ |
||
| 2121 | #define ADC_SR_JEOC ((uint32_t)0x00000004) /*!< Injected channel end of conversion */ |
||
| 2122 | #define ADC_SR_JSTRT ((uint32_t)0x00000008) /*!< Injected channel Start flag */ |
||
| 2123 | #define ADC_SR_STRT ((uint32_t)0x00000010) /*!< Regular channel Start flag */ |
||
| 2124 | |||
| 2125 | /******************* Bit definition for ADC_CR1 register ********************/ |
||
| 2126 | #define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */ |
||
| 2127 | #define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2128 | #define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2129 | #define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2130 | #define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2131 | #define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2132 | |||
| 2133 | #define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!< Interrupt enable for EOC */ |
||
| 2134 | #define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!< Analog Watchdog interrupt enable */ |
||
| 2135 | #define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!< Interrupt enable for injected channels */ |
||
| 2136 | #define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!< Scan mode */ |
||
| 2137 | #define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!< Enable the watchdog on a single channel in scan mode */ |
||
| 2138 | #define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!< Automatic injected group conversion */ |
||
| 2139 | #define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!< Discontinuous mode on regular channels */ |
||
| 2140 | #define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!< Discontinuous mode on injected channels */ |
||
| 2141 | |||
| 2142 | #define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!< DISCNUM[2:0] bits (Discontinuous mode channel count) */ |
||
| 2143 | #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!< Bit 0 */ |
||
| 2144 | #define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!< Bit 1 */ |
||
| 2145 | #define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!< Bit 2 */ |
||
| 2146 | |||
| 2147 | #define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!< Analog watchdog enable on injected channels */ |
||
| 2148 | #define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!< Analog watchdog enable on regular channels */ |
||
| 2149 | |||
| 2150 | |||
| 2151 | /******************* Bit definition for ADC_CR2 register ********************/ |
||
| 2152 | #define ADC_CR2_ADON ((uint32_t)0x00000001) /*!< A/D Converter ON / OFF */ |
||
| 2153 | #define ADC_CR2_CONT ((uint32_t)0x00000002) /*!< Continuous Conversion */ |
||
| 2154 | #define ADC_CR2_CAL ((uint32_t)0x00000004) /*!< A/D Calibration */ |
||
| 2155 | #define ADC_CR2_RSTCAL ((uint32_t)0x00000008) /*!< Reset Calibration */ |
||
| 2156 | #define ADC_CR2_DMA ((uint32_t)0x00000100) /*!< Direct Memory access mode */ |
||
| 2157 | #define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!< Data Alignment */ |
||
| 2158 | |||
| 2159 | #define ADC_CR2_JEXTSEL ((uint32_t)0x00007000) /*!< JEXTSEL[2:0] bits (External event select for injected group) */ |
||
| 2160 | #define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 2161 | #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 2162 | #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000) /*!< Bit 2 */ |
||
| 2163 | |||
| 2164 | #define ADC_CR2_JEXTTRIG ((uint32_t)0x00008000) /*!< External Trigger Conversion mode for injected channels */ |
||
| 2165 | |||
| 2166 | #define ADC_CR2_EXTSEL ((uint32_t)0x000E0000) /*!< EXTSEL[2:0] bits (External Event Select for regular group) */ |
||
| 2167 | #define ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000) /*!< Bit 0 */ |
||
| 2168 | #define ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000) /*!< Bit 1 */ |
||
| 2169 | #define ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000) /*!< Bit 2 */ |
||
| 2170 | |||
| 2171 | #define ADC_CR2_EXTTRIG ((uint32_t)0x00100000) /*!< External Trigger Conversion mode for regular channels */ |
||
| 2172 | #define ADC_CR2_JSWSTART ((uint32_t)0x00200000) /*!< Start Conversion of injected channels */ |
||
| 2173 | #define ADC_CR2_SWSTART ((uint32_t)0x00400000) /*!< Start Conversion of regular channels */ |
||
| 2174 | #define ADC_CR2_TSVREFE ((uint32_t)0x00800000) /*!< Temperature Sensor and VREFINT Enable */ |
||
| 2175 | |||
| 2176 | /****************** Bit definition for ADC_SMPR1 register *******************/ |
||
| 2177 | #define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!< SMP10[2:0] bits (Channel 10 Sample time selection) */ |
||
| 2178 | #define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2179 | #define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2180 | #define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2181 | |||
| 2182 | #define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!< SMP11[2:0] bits (Channel 11 Sample time selection) */ |
||
| 2183 | #define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!< Bit 0 */ |
||
| 2184 | #define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!< Bit 1 */ |
||
| 2185 | #define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!< Bit 2 */ |
||
| 2186 | |||
| 2187 | #define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!< SMP12[2:0] bits (Channel 12 Sample time selection) */ |
||
| 2188 | #define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!< Bit 0 */ |
||
| 2189 | #define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!< Bit 1 */ |
||
| 2190 | #define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!< Bit 2 */ |
||
| 2191 | |||
| 2192 | #define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!< SMP13[2:0] bits (Channel 13 Sample time selection) */ |
||
| 2193 | #define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!< Bit 0 */ |
||
| 2194 | #define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!< Bit 1 */ |
||
| 2195 | #define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!< Bit 2 */ |
||
| 2196 | |||
| 2197 | #define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!< SMP14[2:0] bits (Channel 14 Sample time selection) */ |
||
| 2198 | #define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 2199 | #define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 2200 | #define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!< Bit 2 */ |
||
| 2201 | |||
| 2202 | #define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!< SMP15[2:0] bits (Channel 15 Sample time selection) */ |
||
| 2203 | #define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!< Bit 0 */ |
||
| 2204 | #define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!< Bit 1 */ |
||
| 2205 | #define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!< Bit 2 */ |
||
| 2206 | |||
| 2207 | #define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!< SMP16[2:0] bits (Channel 16 Sample time selection) */ |
||
| 2208 | #define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!< Bit 0 */ |
||
| 2209 | #define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!< Bit 1 */ |
||
| 2210 | #define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!< Bit 2 */ |
||
| 2211 | |||
| 2212 | #define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!< SMP17[2:0] bits (Channel 17 Sample time selection) */ |
||
| 2213 | #define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!< Bit 0 */ |
||
| 2214 | #define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!< Bit 1 */ |
||
| 2215 | #define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!< Bit 2 */ |
||
| 2216 | |||
| 2217 | /****************** Bit definition for ADC_SMPR2 register *******************/ |
||
| 2218 | #define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!< SMP0[2:0] bits (Channel 0 Sample time selection) */ |
||
| 2219 | #define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2220 | #define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2221 | #define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2222 | |||
| 2223 | #define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!< SMP1[2:0] bits (Channel 1 Sample time selection) */ |
||
| 2224 | #define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!< Bit 0 */ |
||
| 2225 | #define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!< Bit 1 */ |
||
| 2226 | #define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!< Bit 2 */ |
||
| 2227 | |||
| 2228 | #define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!< SMP2[2:0] bits (Channel 2 Sample time selection) */ |
||
| 2229 | #define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!< Bit 0 */ |
||
| 2230 | #define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!< Bit 1 */ |
||
| 2231 | #define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!< Bit 2 */ |
||
| 2232 | |||
| 2233 | #define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!< SMP3[2:0] bits (Channel 3 Sample time selection) */ |
||
| 2234 | #define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!< Bit 0 */ |
||
| 2235 | #define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!< Bit 1 */ |
||
| 2236 | #define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!< Bit 2 */ |
||
| 2237 | |||
| 2238 | #define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!< SMP4[2:0] bits (Channel 4 Sample time selection) */ |
||
| 2239 | #define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 2240 | #define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 2241 | #define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!< Bit 2 */ |
||
| 2242 | |||
| 2243 | #define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!< SMP5[2:0] bits (Channel 5 Sample time selection) */ |
||
| 2244 | #define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!< Bit 0 */ |
||
| 2245 | #define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!< Bit 1 */ |
||
| 2246 | #define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!< Bit 2 */ |
||
| 2247 | |||
| 2248 | #define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!< SMP6[2:0] bits (Channel 6 Sample time selection) */ |
||
| 2249 | #define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!< Bit 0 */ |
||
| 2250 | #define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!< Bit 1 */ |
||
| 2251 | #define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!< Bit 2 */ |
||
| 2252 | |||
| 2253 | #define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!< SMP7[2:0] bits (Channel 7 Sample time selection) */ |
||
| 2254 | #define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!< Bit 0 */ |
||
| 2255 | #define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!< Bit 1 */ |
||
| 2256 | #define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!< Bit 2 */ |
||
| 2257 | |||
| 2258 | #define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!< SMP8[2:0] bits (Channel 8 Sample time selection) */ |
||
| 2259 | #define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!< Bit 0 */ |
||
| 2260 | #define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!< Bit 1 */ |
||
| 2261 | #define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!< Bit 2 */ |
||
| 2262 | |||
| 2263 | #define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!< SMP9[2:0] bits (Channel 9 Sample time selection) */ |
||
| 2264 | #define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!< Bit 0 */ |
||
| 2265 | #define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!< Bit 1 */ |
||
| 2266 | #define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!< Bit 2 */ |
||
| 2267 | |||
| 2268 | /****************** Bit definition for ADC_JOFR1 register *******************/ |
||
| 2269 | #define ADC_JOFR1_JOFFSET1 ((uint32_t)0x00000FFF) /*!< Data offset for injected channel 1 */ |
||
| 2270 | |||
| 2271 | /****************** Bit definition for ADC_JOFR2 register *******************/ |
||
| 2272 | #define ADC_JOFR2_JOFFSET2 ((uint32_t)0x00000FFF) /*!< Data offset for injected channel 2 */ |
||
| 2273 | |||
| 2274 | /****************** Bit definition for ADC_JOFR3 register *******************/ |
||
| 2275 | #define ADC_JOFR3_JOFFSET3 ((uint32_t)0x00000FFF) /*!< Data offset for injected channel 3 */ |
||
| 2276 | |||
| 2277 | /****************** Bit definition for ADC_JOFR4 register *******************/ |
||
| 2278 | #define ADC_JOFR4_JOFFSET4 ((uint32_t)0x00000FFF) /*!< Data offset for injected channel 4 */ |
||
| 2279 | |||
| 2280 | /******************* Bit definition for ADC_HTR register ********************/ |
||
| 2281 | #define ADC_HTR_HT ((uint32_t)0x00000FFF) /*!< Analog watchdog high threshold */ |
||
| 2282 | |||
| 2283 | /******************* Bit definition for ADC_LTR register ********************/ |
||
| 2284 | #define ADC_LTR_LT ((uint32_t)0x00000FFF) /*!< Analog watchdog low threshold */ |
||
| 2285 | |||
| 2286 | /******************* Bit definition for ADC_SQR1 register *******************/ |
||
| 2287 | #define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!< SQ13[4:0] bits (13th conversion in regular sequence) */ |
||
| 2288 | #define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2289 | #define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2290 | #define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2291 | #define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2292 | #define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2293 | |||
| 2294 | #define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!< SQ14[4:0] bits (14th conversion in regular sequence) */ |
||
| 2295 | #define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!< Bit 0 */ |
||
| 2296 | #define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!< Bit 1 */ |
||
| 2297 | #define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!< Bit 2 */ |
||
| 2298 | #define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!< Bit 3 */ |
||
| 2299 | #define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!< Bit 4 */ |
||
| 2300 | |||
| 2301 | #define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!< SQ15[4:0] bits (15th conversion in regular sequence) */ |
||
| 2302 | #define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 2303 | #define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 2304 | #define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!< Bit 2 */ |
||
| 2305 | #define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!< Bit 3 */ |
||
| 2306 | #define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!< Bit 4 */ |
||
| 2307 | |||
| 2308 | #define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!< SQ16[4:0] bits (16th conversion in regular sequence) */ |
||
| 2309 | #define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!< Bit 0 */ |
||
| 2310 | #define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!< Bit 1 */ |
||
| 2311 | #define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!< Bit 2 */ |
||
| 2312 | #define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!< Bit 3 */ |
||
| 2313 | #define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!< Bit 4 */ |
||
| 2314 | |||
| 2315 | #define ADC_SQR1_L ((uint32_t)0x00F00000) /*!< L[3:0] bits (Regular channel sequence length) */ |
||
| 2316 | #define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!< Bit 0 */ |
||
| 2317 | #define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!< Bit 1 */ |
||
| 2318 | #define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!< Bit 2 */ |
||
| 2319 | #define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!< Bit 3 */ |
||
| 2320 | |||
| 2321 | /******************* Bit definition for ADC_SQR2 register *******************/ |
||
| 2322 | #define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!< SQ7[4:0] bits (7th conversion in regular sequence) */ |
||
| 2323 | #define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2324 | #define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2325 | #define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2326 | #define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2327 | #define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2328 | |||
| 2329 | #define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!< SQ8[4:0] bits (8th conversion in regular sequence) */ |
||
| 2330 | #define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!< Bit 0 */ |
||
| 2331 | #define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!< Bit 1 */ |
||
| 2332 | #define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!< Bit 2 */ |
||
| 2333 | #define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!< Bit 3 */ |
||
| 2334 | #define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!< Bit 4 */ |
||
| 2335 | |||
| 2336 | #define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!< SQ9[4:0] bits (9th conversion in regular sequence) */ |
||
| 2337 | #define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 2338 | #define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 2339 | #define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!< Bit 2 */ |
||
| 2340 | #define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!< Bit 3 */ |
||
| 2341 | #define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!< Bit 4 */ |
||
| 2342 | |||
| 2343 | #define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!< SQ10[4:0] bits (10th conversion in regular sequence) */ |
||
| 2344 | #define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!< Bit 0 */ |
||
| 2345 | #define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!< Bit 1 */ |
||
| 2346 | #define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!< Bit 2 */ |
||
| 2347 | #define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!< Bit 3 */ |
||
| 2348 | #define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!< Bit 4 */ |
||
| 2349 | |||
| 2350 | #define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!< SQ11[4:0] bits (11th conversion in regular sequence) */ |
||
| 2351 | #define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!< Bit 0 */ |
||
| 2352 | #define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!< Bit 1 */ |
||
| 2353 | #define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!< Bit 2 */ |
||
| 2354 | #define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!< Bit 3 */ |
||
| 2355 | #define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!< Bit 4 */ |
||
| 2356 | |||
| 2357 | #define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!< SQ12[4:0] bits (12th conversion in regular sequence) */ |
||
| 2358 | #define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!< Bit 0 */ |
||
| 2359 | #define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!< Bit 1 */ |
||
| 2360 | #define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!< Bit 2 */ |
||
| 2361 | #define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!< Bit 3 */ |
||
| 2362 | #define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!< Bit 4 */ |
||
| 2363 | |||
| 2364 | /******************* Bit definition for ADC_SQR3 register *******************/ |
||
| 2365 | #define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!< SQ1[4:0] bits (1st conversion in regular sequence) */ |
||
| 2366 | #define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2367 | #define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2368 | #define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2369 | #define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2370 | #define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2371 | |||
| 2372 | #define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!< SQ2[4:0] bits (2nd conversion in regular sequence) */ |
||
| 2373 | #define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!< Bit 0 */ |
||
| 2374 | #define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!< Bit 1 */ |
||
| 2375 | #define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!< Bit 2 */ |
||
| 2376 | #define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!< Bit 3 */ |
||
| 2377 | #define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!< Bit 4 */ |
||
| 2378 | |||
| 2379 | #define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!< SQ3[4:0] bits (3rd conversion in regular sequence) */ |
||
| 2380 | #define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 2381 | #define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 2382 | #define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!< Bit 2 */ |
||
| 2383 | #define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!< Bit 3 */ |
||
| 2384 | #define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!< Bit 4 */ |
||
| 2385 | |||
| 2386 | #define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!< SQ4[4:0] bits (4th conversion in regular sequence) */ |
||
| 2387 | #define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!< Bit 0 */ |
||
| 2388 | #define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!< Bit 1 */ |
||
| 2389 | #define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!< Bit 2 */ |
||
| 2390 | #define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!< Bit 3 */ |
||
| 2391 | #define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!< Bit 4 */ |
||
| 2392 | |||
| 2393 | #define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!< SQ5[4:0] bits (5th conversion in regular sequence) */ |
||
| 2394 | #define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!< Bit 0 */ |
||
| 2395 | #define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!< Bit 1 */ |
||
| 2396 | #define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!< Bit 2 */ |
||
| 2397 | #define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!< Bit 3 */ |
||
| 2398 | #define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!< Bit 4 */ |
||
| 2399 | |||
| 2400 | #define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!< SQ6[4:0] bits (6th conversion in regular sequence) */ |
||
| 2401 | #define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!< Bit 0 */ |
||
| 2402 | #define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!< Bit 1 */ |
||
| 2403 | #define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!< Bit 2 */ |
||
| 2404 | #define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!< Bit 3 */ |
||
| 2405 | #define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!< Bit 4 */ |
||
| 2406 | |||
| 2407 | /******************* Bit definition for ADC_JSQR register *******************/ |
||
| 2408 | #define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!< JSQ1[4:0] bits (1st conversion in injected sequence) */ |
||
| 2409 | #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2410 | #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2411 | #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2412 | #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2413 | #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2414 | |||
| 2415 | #define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!< JSQ2[4:0] bits (2nd conversion in injected sequence) */ |
||
| 2416 | #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!< Bit 0 */ |
||
| 2417 | #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!< Bit 1 */ |
||
| 2418 | #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!< Bit 2 */ |
||
| 2419 | #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!< Bit 3 */ |
||
| 2420 | #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!< Bit 4 */ |
||
| 2421 | |||
| 2422 | #define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!< JSQ3[4:0] bits (3rd conversion in injected sequence) */ |
||
| 2423 | #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!< Bit 0 */ |
||
| 2424 | #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!< Bit 1 */ |
||
| 2425 | #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!< Bit 2 */ |
||
| 2426 | #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!< Bit 3 */ |
||
| 2427 | #define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!< Bit 4 */ |
||
| 2428 | |||
| 2429 | #define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!< JSQ4[4:0] bits (4th conversion in injected sequence) */ |
||
| 2430 | #define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!< Bit 0 */ |
||
| 2431 | #define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!< Bit 1 */ |
||
| 2432 | #define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!< Bit 2 */ |
||
| 2433 | #define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!< Bit 3 */ |
||
| 2434 | #define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!< Bit 4 */ |
||
| 2435 | |||
| 2436 | #define ADC_JSQR_JL ((uint32_t)0x00300000) /*!< JL[1:0] bits (Injected Sequence length) */ |
||
| 2437 | #define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!< Bit 0 */ |
||
| 2438 | #define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!< Bit 1 */ |
||
| 2439 | |||
| 2440 | /******************* Bit definition for ADC_JDR1 register *******************/ |
||
| 2441 | #define ADC_JDR1_JDATA ((uint32_t)0x0000FFFF) /*!< Injected data */ |
||
| 2442 | |||
| 2443 | /******************* Bit definition for ADC_JDR2 register *******************/ |
||
| 2444 | #define ADC_JDR2_JDATA ((uint32_t)0x0000FFFF) /*!< Injected data */ |
||
| 2445 | |||
| 2446 | /******************* Bit definition for ADC_JDR3 register *******************/ |
||
| 2447 | #define ADC_JDR3_JDATA ((uint32_t)0x0000FFFF) /*!< Injected data */ |
||
| 2448 | |||
| 2449 | /******************* Bit definition for ADC_JDR4 register *******************/ |
||
| 2450 | #define ADC_JDR4_JDATA ((uint32_t)0x0000FFFF) /*!< Injected data */ |
||
| 2451 | |||
| 2452 | /******************** Bit definition for ADC_DR register ********************/ |
||
| 2453 | #define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!< Regular data */ |
||
| 2454 | |||
| 2455 | |||
| 2456 | /*****************************************************************************/ |
||
| 2457 | /* */ |
||
| 2458 | /* Timers (TIM) */ |
||
| 2459 | /* */ |
||
| 2460 | /*****************************************************************************/ |
||
| 2461 | /******************* Bit definition for TIM_CR1 register *******************/ |
||
| 2462 | #define TIM_CR1_CEN ((uint32_t)0x00000001) /*!<Counter enable */ |
||
| 2463 | #define TIM_CR1_UDIS ((uint32_t)0x00000002) /*!<Update disable */ |
||
| 2464 | #define TIM_CR1_URS ((uint32_t)0x00000004) /*!<Update request source */ |
||
| 2465 | #define TIM_CR1_OPM ((uint32_t)0x00000008) /*!<One pulse mode */ |
||
| 2466 | #define TIM_CR1_DIR ((uint32_t)0x00000010) /*!<Direction */ |
||
| 2467 | |||
| 2468 | #define TIM_CR1_CMS ((uint32_t)0x00000060) /*!<CMS[1:0] bits (Center-aligned mode selection) */ |
||
| 2469 | #define TIM_CR1_CMS_0 ((uint32_t)0x00000020) /*!<Bit 0 */ |
||
| 2470 | #define TIM_CR1_CMS_1 ((uint32_t)0x00000040) /*!<Bit 1 */ |
||
| 2471 | |||
| 2472 | #define TIM_CR1_ARPE ((uint32_t)0x00000080) /*!<Auto-reload preload enable */ |
||
| 2473 | |||
| 2474 | #define TIM_CR1_CKD ((uint32_t)0x00000300) /*!<CKD[1:0] bits (clock division) */ |
||
| 2475 | #define TIM_CR1_CKD_0 ((uint32_t)0x00000100) /*!<Bit 0 */ |
||
| 2476 | #define TIM_CR1_CKD_1 ((uint32_t)0x00000200) /*!<Bit 1 */ |
||
| 2477 | |||
| 2478 | /******************* Bit definition for TIM_CR2 register *******************/ |
||
| 2479 | #define TIM_CR2_CCPC ((uint32_t)0x00000001) /*!<Capture/Compare Preloaded Control */ |
||
| 2480 | #define TIM_CR2_CCUS ((uint32_t)0x00000004) /*!<Capture/Compare Control Update Selection */ |
||
| 2481 | #define TIM_CR2_CCDS ((uint32_t)0x00000008) /*!<Capture/Compare DMA Selection */ |
||
| 2482 | |||
| 2483 | #define TIM_CR2_MMS ((uint32_t)0x00000070) /*!<MMS[2:0] bits (Master Mode Selection) */ |
||
| 2484 | #define TIM_CR2_MMS_0 ((uint32_t)0x00000010) /*!<Bit 0 */ |
||
| 2485 | #define TIM_CR2_MMS_1 ((uint32_t)0x00000020) /*!<Bit 1 */ |
||
| 2486 | #define TIM_CR2_MMS_2 ((uint32_t)0x00000040) /*!<Bit 2 */ |
||
| 2487 | |||
| 2488 | #define TIM_CR2_TI1S ((uint32_t)0x00000080) /*!<TI1 Selection */ |
||
| 2489 | #define TIM_CR2_OIS1 ((uint32_t)0x00000100) /*!<Output Idle state 1 (OC1 output) */ |
||
| 2490 | #define TIM_CR2_OIS1N ((uint32_t)0x00000200) /*!<Output Idle state 1 (OC1N output) */ |
||
| 2491 | #define TIM_CR2_OIS2 ((uint32_t)0x00000400) /*!<Output Idle state 2 (OC2 output) */ |
||
| 2492 | #define TIM_CR2_OIS2N ((uint32_t)0x00000800) /*!<Output Idle state 2 (OC2N output) */ |
||
| 2493 | #define TIM_CR2_OIS3 ((uint32_t)0x00001000) /*!<Output Idle state 3 (OC3 output) */ |
||
| 2494 | #define TIM_CR2_OIS3N ((uint32_t)0x00002000) /*!<Output Idle state 3 (OC3N output) */ |
||
| 2495 | #define TIM_CR2_OIS4 ((uint32_t)0x00004000) /*!<Output Idle state 4 (OC4 output) */ |
||
| 2496 | |||
| 2497 | /******************* Bit definition for TIM_SMCR register ******************/ |
||
| 2498 | #define TIM_SMCR_SMS ((uint32_t)0x00000007) /*!<SMS[2:0] bits (Slave mode selection) */ |
||
| 2499 | #define TIM_SMCR_SMS_0 ((uint32_t)0x00000001) /*!<Bit 0 */ |
||
| 2500 | #define TIM_SMCR_SMS_1 ((uint32_t)0x00000002) /*!<Bit 1 */ |
||
| 2501 | #define TIM_SMCR_SMS_2 ((uint32_t)0x00000004) /*!<Bit 2 */ |
||
| 2502 | |||
| 2503 | #define TIM_SMCR_OCCS ((uint32_t)0x00000008) /*!< OCREF clear selection */ |
||
| 2504 | |||
| 2505 | #define TIM_SMCR_TS ((uint32_t)0x00000070) /*!<TS[2:0] bits (Trigger selection) */ |
||
| 2506 | #define TIM_SMCR_TS_0 ((uint32_t)0x00000010) /*!<Bit 0 */ |
||
| 2507 | #define TIM_SMCR_TS_1 ((uint32_t)0x00000020) /*!<Bit 1 */ |
||
| 2508 | #define TIM_SMCR_TS_2 ((uint32_t)0x00000040) /*!<Bit 2 */ |
||
| 2509 | |||
| 2510 | #define TIM_SMCR_MSM ((uint32_t)0x00000080) /*!<Master/slave mode */ |
||
| 2511 | |||
| 2512 | #define TIM_SMCR_ETF ((uint32_t)0x00000F00) /*!<ETF[3:0] bits (External trigger filter) */ |
||
| 2513 | #define TIM_SMCR_ETF_0 ((uint32_t)0x00000100) /*!<Bit 0 */ |
||
| 2514 | #define TIM_SMCR_ETF_1 ((uint32_t)0x00000200) /*!<Bit 1 */ |
||
| 2515 | #define TIM_SMCR_ETF_2 ((uint32_t)0x00000400) /*!<Bit 2 */ |
||
| 2516 | #define TIM_SMCR_ETF_3 ((uint32_t)0x00000800) /*!<Bit 3 */ |
||
| 2517 | |||
| 2518 | #define TIM_SMCR_ETPS ((uint32_t)0x00003000) /*!<ETPS[1:0] bits (External trigger prescaler) */ |
||
| 2519 | #define TIM_SMCR_ETPS_0 ((uint32_t)0x00001000) /*!<Bit 0 */ |
||
| 2520 | #define TIM_SMCR_ETPS_1 ((uint32_t)0x00002000) /*!<Bit 1 */ |
||
| 2521 | |||
| 2522 | #define TIM_SMCR_ECE ((uint32_t)0x00004000) /*!<External clock enable */ |
||
| 2523 | #define TIM_SMCR_ETP ((uint32_t)0x00008000) /*!<External trigger polarity */ |
||
| 2524 | |||
| 2525 | /******************* Bit definition for TIM_DIER register ******************/ |
||
| 2526 | #define TIM_DIER_UIE ((uint32_t)0x00000001) /*!<Update interrupt enable */ |
||
| 2527 | #define TIM_DIER_CC1IE ((uint32_t)0x00000002) /*!<Capture/Compare 1 interrupt enable */ |
||
| 2528 | #define TIM_DIER_CC2IE ((uint32_t)0x00000004) /*!<Capture/Compare 2 interrupt enable */ |
||
| 2529 | #define TIM_DIER_CC3IE ((uint32_t)0x00000008) /*!<Capture/Compare 3 interrupt enable */ |
||
| 2530 | #define TIM_DIER_CC4IE ((uint32_t)0x00000010) /*!<Capture/Compare 4 interrupt enable */ |
||
| 2531 | #define TIM_DIER_COMIE ((uint32_t)0x00000020) /*!<COM interrupt enable */ |
||
| 2532 | #define TIM_DIER_TIE ((uint32_t)0x00000040) /*!<Trigger interrupt enable */ |
||
| 2533 | #define TIM_DIER_BIE ((uint32_t)0x00000080) /*!<Break interrupt enable */ |
||
| 2534 | #define TIM_DIER_UDE ((uint32_t)0x00000100) /*!<Update DMA request enable */ |
||
| 2535 | #define TIM_DIER_CC1DE ((uint32_t)0x00000200) /*!<Capture/Compare 1 DMA request enable */ |
||
| 2536 | #define TIM_DIER_CC2DE ((uint32_t)0x00000400) /*!<Capture/Compare 2 DMA request enable */ |
||
| 2537 | #define TIM_DIER_CC3DE ((uint32_t)0x00000800) /*!<Capture/Compare 3 DMA request enable */ |
||
| 2538 | #define TIM_DIER_CC4DE ((uint32_t)0x00001000) /*!<Capture/Compare 4 DMA request enable */ |
||
| 2539 | #define TIM_DIER_COMDE ((uint32_t)0x00002000) /*!<COM DMA request enable */ |
||
| 2540 | #define TIM_DIER_TDE ((uint32_t)0x00004000) /*!<Trigger DMA request enable */ |
||
| 2541 | |||
| 2542 | /******************** Bit definition for TIM_SR register *******************/ |
||
| 2543 | #define TIM_SR_UIF ((uint32_t)0x00000001) /*!<Update interrupt Flag */ |
||
| 2544 | #define TIM_SR_CC1IF ((uint32_t)0x00000002) /*!<Capture/Compare 1 interrupt Flag */ |
||
| 2545 | #define TIM_SR_CC2IF ((uint32_t)0x00000004) /*!<Capture/Compare 2 interrupt Flag */ |
||
| 2546 | #define TIM_SR_CC3IF ((uint32_t)0x00000008) /*!<Capture/Compare 3 interrupt Flag */ |
||
| 2547 | #define TIM_SR_CC4IF ((uint32_t)0x00000010) /*!<Capture/Compare 4 interrupt Flag */ |
||
| 2548 | #define TIM_SR_COMIF ((uint32_t)0x00000020) /*!<COM interrupt Flag */ |
||
| 2549 | #define TIM_SR_TIF ((uint32_t)0x00000040) /*!<Trigger interrupt Flag */ |
||
| 2550 | #define TIM_SR_BIF ((uint32_t)0x00000080) /*!<Break interrupt Flag */ |
||
| 2551 | #define TIM_SR_CC1OF ((uint32_t)0x00000200) /*!<Capture/Compare 1 Overcapture Flag */ |
||
| 2552 | #define TIM_SR_CC2OF ((uint32_t)0x00000400) /*!<Capture/Compare 2 Overcapture Flag */ |
||
| 2553 | #define TIM_SR_CC3OF ((uint32_t)0x00000800) /*!<Capture/Compare 3 Overcapture Flag */ |
||
| 2554 | #define TIM_SR_CC4OF ((uint32_t)0x00001000) /*!<Capture/Compare 4 Overcapture Flag */ |
||
| 2555 | |||
| 2556 | /******************* Bit definition for TIM_EGR register *******************/ |
||
| 2557 | #define TIM_EGR_UG ((uint32_t)0x00000001) /*!<Update Generation */ |
||
| 2558 | #define TIM_EGR_CC1G ((uint32_t)0x00000002) /*!<Capture/Compare 1 Generation */ |
||
| 2559 | #define TIM_EGR_CC2G ((uint32_t)0x00000004) /*!<Capture/Compare 2 Generation */ |
||
| 2560 | #define TIM_EGR_CC3G ((uint32_t)0x00000008) /*!<Capture/Compare 3 Generation */ |
||
| 2561 | #define TIM_EGR_CC4G ((uint32_t)0x00000010) /*!<Capture/Compare 4 Generation */ |
||
| 2562 | #define TIM_EGR_COMG ((uint32_t)0x00000020) /*!<Capture/Compare Control Update Generation */ |
||
| 2563 | #define TIM_EGR_TG ((uint32_t)0x00000040) /*!<Trigger Generation */ |
||
| 2564 | #define TIM_EGR_BG ((uint32_t)0x00000080) /*!<Break Generation */ |
||
| 2565 | |||
| 2566 | /****************** Bit definition for TIM_CCMR1 register ******************/ |
||
| 2567 | #define TIM_CCMR1_CC1S ((uint32_t)0x00000003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ |
||
| 2568 | #define TIM_CCMR1_CC1S_0 ((uint32_t)0x00000001) /*!<Bit 0 */ |
||
| 2569 | #define TIM_CCMR1_CC1S_1 ((uint32_t)0x00000002) /*!<Bit 1 */ |
||
| 2570 | |||
| 2571 | #define TIM_CCMR1_OC1FE ((uint32_t)0x00000004) /*!<Output Compare 1 Fast enable */ |
||
| 2572 | #define TIM_CCMR1_OC1PE ((uint32_t)0x00000008) /*!<Output Compare 1 Preload enable */ |
||
| 2573 | |||
| 2574 | #define TIM_CCMR1_OC1M ((uint32_t)0x00000070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ |
||
| 2575 | #define TIM_CCMR1_OC1M_0 ((uint32_t)0x00000010) /*!<Bit 0 */ |
||
| 2576 | #define TIM_CCMR1_OC1M_1 ((uint32_t)0x00000020) /*!<Bit 1 */ |
||
| 2577 | #define TIM_CCMR1_OC1M_2 ((uint32_t)0x00000040) /*!<Bit 2 */ |
||
| 2578 | |||
| 2579 | #define TIM_CCMR1_OC1CE ((uint32_t)0x00000080) /*!<Output Compare 1Clear Enable */ |
||
| 2580 | |||
| 2581 | #define TIM_CCMR1_CC2S ((uint32_t)0x00000300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ |
||
| 2582 | #define TIM_CCMR1_CC2S_0 ((uint32_t)0x00000100) /*!<Bit 0 */ |
||
| 2583 | #define TIM_CCMR1_CC2S_1 ((uint32_t)0x00000200) /*!<Bit 1 */ |
||
| 2584 | |||
| 2585 | #define TIM_CCMR1_OC2FE ((uint32_t)0x00000400) /*!<Output Compare 2 Fast enable */ |
||
| 2586 | #define TIM_CCMR1_OC2PE ((uint32_t)0x00000800) /*!<Output Compare 2 Preload enable */ |
||
| 2587 | |||
| 2588 | #define TIM_CCMR1_OC2M ((uint32_t)0x00007000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ |
||
| 2589 | #define TIM_CCMR1_OC2M_0 ((uint32_t)0x00001000) /*!<Bit 0 */ |
||
| 2590 | #define TIM_CCMR1_OC2M_1 ((uint32_t)0x00002000) /*!<Bit 1 */ |
||
| 2591 | #define TIM_CCMR1_OC2M_2 ((uint32_t)0x00004000) /*!<Bit 2 */ |
||
| 2592 | |||
| 2593 | #define TIM_CCMR1_OC2CE ((uint32_t)0x00008000) /*!<Output Compare 2 Clear Enable */ |
||
| 2594 | |||
| 2595 | /*---------------------------------------------------------------------------*/ |
||
| 2596 | |||
| 2597 | #define TIM_CCMR1_IC1PSC ((uint32_t)0x0000000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ |
||
| 2598 | #define TIM_CCMR1_IC1PSC_0 ((uint32_t)0x00000004) /*!<Bit 0 */ |
||
| 2599 | #define TIM_CCMR1_IC1PSC_1 ((uint32_t)0x00000008) /*!<Bit 1 */ |
||
| 2600 | |||
| 2601 | #define TIM_CCMR1_IC1F ((uint32_t)0x000000F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ |
||
| 2602 | #define TIM_CCMR1_IC1F_0 ((uint32_t)0x00000010) /*!<Bit 0 */ |
||
| 2603 | #define TIM_CCMR1_IC1F_1 ((uint32_t)0x00000020) /*!<Bit 1 */ |
||
| 2604 | #define TIM_CCMR1_IC1F_2 ((uint32_t)0x00000040) /*!<Bit 2 */ |
||
| 2605 | #define TIM_CCMR1_IC1F_3 ((uint32_t)0x00000080) /*!<Bit 3 */ |
||
| 2606 | |||
| 2607 | #define TIM_CCMR1_IC2PSC ((uint32_t)0x00000C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ |
||
| 2608 | #define TIM_CCMR1_IC2PSC_0 ((uint32_t)0x00000400) /*!<Bit 0 */ |
||
| 2609 | #define TIM_CCMR1_IC2PSC_1 ((uint32_t)0x00000800) /*!<Bit 1 */ |
||
| 2610 | |||
| 2611 | #define TIM_CCMR1_IC2F ((uint32_t)0x0000F000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ |
||
| 2612 | #define TIM_CCMR1_IC2F_0 ((uint32_t)0x00001000) /*!<Bit 0 */ |
||
| 2613 | #define TIM_CCMR1_IC2F_1 ((uint32_t)0x00002000) /*!<Bit 1 */ |
||
| 2614 | #define TIM_CCMR1_IC2F_2 ((uint32_t)0x00004000) /*!<Bit 2 */ |
||
| 2615 | #define TIM_CCMR1_IC2F_3 ((uint32_t)0x00008000) /*!<Bit 3 */ |
||
| 2616 | |||
| 2617 | /****************** Bit definition for TIM_CCMR2 register ******************/ |
||
| 2618 | #define TIM_CCMR2_CC3S ((uint32_t)0x00000003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ |
||
| 2619 | #define TIM_CCMR2_CC3S_0 ((uint32_t)0x00000001) /*!<Bit 0 */ |
||
| 2620 | #define TIM_CCMR2_CC3S_1 ((uint32_t)0x00000002) /*!<Bit 1 */ |
||
| 2621 | |||
| 2622 | #define TIM_CCMR2_OC3FE ((uint32_t)0x00000004) /*!<Output Compare 3 Fast enable */ |
||
| 2623 | #define TIM_CCMR2_OC3PE ((uint32_t)0x00000008) /*!<Output Compare 3 Preload enable */ |
||
| 2624 | |||
| 2625 | #define TIM_CCMR2_OC3M ((uint32_t)0x00000070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ |
||
| 2626 | #define TIM_CCMR2_OC3M_0 ((uint32_t)0x00000010) /*!<Bit 0 */ |
||
| 2627 | #define TIM_CCMR2_OC3M_1 ((uint32_t)0x00000020) /*!<Bit 1 */ |
||
| 2628 | #define TIM_CCMR2_OC3M_2 ((uint32_t)0x00000040) /*!<Bit 2 */ |
||
| 2629 | |||
| 2630 | #define TIM_CCMR2_OC3CE ((uint32_t)0x00000080) /*!<Output Compare 3 Clear Enable */ |
||
| 2631 | |||
| 2632 | #define TIM_CCMR2_CC4S ((uint32_t)0x00000300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ |
||
| 2633 | #define TIM_CCMR2_CC4S_0 ((uint32_t)0x00000100) /*!<Bit 0 */ |
||
| 2634 | #define TIM_CCMR2_CC4S_1 ((uint32_t)0x00000200) /*!<Bit 1 */ |
||
| 2635 | |||
| 2636 | #define TIM_CCMR2_OC4FE ((uint32_t)0x00000400) /*!<Output Compare 4 Fast enable */ |
||
| 2637 | #define TIM_CCMR2_OC4PE ((uint32_t)0x00000800) /*!<Output Compare 4 Preload enable */ |
||
| 2638 | |||
| 2639 | #define TIM_CCMR2_OC4M ((uint32_t)0x00007000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ |
||
| 2640 | #define TIM_CCMR2_OC4M_0 ((uint32_t)0x00001000) /*!<Bit 0 */ |
||
| 2641 | #define TIM_CCMR2_OC4M_1 ((uint32_t)0x00002000) /*!<Bit 1 */ |
||
| 2642 | #define TIM_CCMR2_OC4M_2 ((uint32_t)0x00004000) /*!<Bit 2 */ |
||
| 2643 | |||
| 2644 | #define TIM_CCMR2_OC4CE ((uint32_t)0x00008000) /*!<Output Compare 4 Clear Enable */ |
||
| 2645 | |||
| 2646 | /*---------------------------------------------------------------------------*/ |
||
| 2647 | |||
| 2648 | #define TIM_CCMR2_IC3PSC ((uint32_t)0x0000000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ |
||
| 2649 | #define TIM_CCMR2_IC3PSC_0 ((uint32_t)0x00000004) /*!<Bit 0 */ |
||
| 2650 | #define TIM_CCMR2_IC3PSC_1 ((uint32_t)0x00000008) /*!<Bit 1 */ |
||
| 2651 | |||
| 2652 | #define TIM_CCMR2_IC3F ((uint32_t)0x000000F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ |
||
| 2653 | #define TIM_CCMR2_IC3F_0 ((uint32_t)0x00000010) /*!<Bit 0 */ |
||
| 2654 | #define TIM_CCMR2_IC3F_1 ((uint32_t)0x00000020) /*!<Bit 1 */ |
||
| 2655 | #define TIM_CCMR2_IC3F_2 ((uint32_t)0x00000040) /*!<Bit 2 */ |
||
| 2656 | #define TIM_CCMR2_IC3F_3 ((uint32_t)0x00000080) /*!<Bit 3 */ |
||
| 2657 | |||
| 2658 | #define TIM_CCMR2_IC4PSC ((uint32_t)0x00000C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ |
||
| 2659 | #define TIM_CCMR2_IC4PSC_0 ((uint32_t)0x00000400) /*!<Bit 0 */ |
||
| 2660 | #define TIM_CCMR2_IC4PSC_1 ((uint32_t)0x00000800) /*!<Bit 1 */ |
||
| 2661 | |||
| 2662 | #define TIM_CCMR2_IC4F ((uint32_t)0x0000F000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ |
||
| 2663 | #define TIM_CCMR2_IC4F_0 ((uint32_t)0x00001000) /*!<Bit 0 */ |
||
| 2664 | #define TIM_CCMR2_IC4F_1 ((uint32_t)0x00002000) /*!<Bit 1 */ |
||
| 2665 | #define TIM_CCMR2_IC4F_2 ((uint32_t)0x00004000) /*!<Bit 2 */ |
||
| 2666 | #define TIM_CCMR2_IC4F_3 ((uint32_t)0x00008000) /*!<Bit 3 */ |
||
| 2667 | |||
| 2668 | /******************* Bit definition for TIM_CCER register ******************/ |
||
| 2669 | #define TIM_CCER_CC1E ((uint32_t)0x00000001) /*!<Capture/Compare 1 output enable */ |
||
| 2670 | #define TIM_CCER_CC1P ((uint32_t)0x00000002) /*!<Capture/Compare 1 output Polarity */ |
||
| 2671 | #define TIM_CCER_CC1NE ((uint32_t)0x00000004) /*!<Capture/Compare 1 Complementary output enable */ |
||
| 2672 | #define TIM_CCER_CC1NP ((uint32_t)0x00000008) /*!<Capture/Compare 1 Complementary output Polarity */ |
||
| 2673 | #define TIM_CCER_CC2E ((uint32_t)0x00000010) /*!<Capture/Compare 2 output enable */ |
||
| 2674 | #define TIM_CCER_CC2P ((uint32_t)0x00000020) /*!<Capture/Compare 2 output Polarity */ |
||
| 2675 | #define TIM_CCER_CC2NE ((uint32_t)0x00000040) /*!<Capture/Compare 2 Complementary output enable */ |
||
| 2676 | #define TIM_CCER_CC2NP ((uint32_t)0x00000080) /*!<Capture/Compare 2 Complementary output Polarity */ |
||
| 2677 | #define TIM_CCER_CC3E ((uint32_t)0x00000100) /*!<Capture/Compare 3 output enable */ |
||
| 2678 | #define TIM_CCER_CC3P ((uint32_t)0x00000200) /*!<Capture/Compare 3 output Polarity */ |
||
| 2679 | #define TIM_CCER_CC3NE ((uint32_t)0x00000400) /*!<Capture/Compare 3 Complementary output enable */ |
||
| 2680 | #define TIM_CCER_CC3NP ((uint32_t)0x00000800) /*!<Capture/Compare 3 Complementary output Polarity */ |
||
| 2681 | #define TIM_CCER_CC4E ((uint32_t)0x00001000) /*!<Capture/Compare 4 output enable */ |
||
| 2682 | #define TIM_CCER_CC4P ((uint32_t)0x00002000) /*!<Capture/Compare 4 output Polarity */ |
||
| 2683 | #define TIM_CCER_CC4NP ((uint32_t)0x00008000) /*!<Capture/Compare 4 Complementary output Polarity */ |
||
| 2684 | |||
| 2685 | /******************* Bit definition for TIM_CNT register *******************/ |
||
| 2686 | #define TIM_CNT_CNT ((uint32_t)0xFFFFFFFF) /*!<Counter Value */ |
||
| 2687 | |||
| 2688 | /******************* Bit definition for TIM_PSC register *******************/ |
||
| 2689 | #define TIM_PSC_PSC ((uint32_t)0x0000FFFF) /*!<Prescaler Value */ |
||
| 2690 | |||
| 2691 | /******************* Bit definition for TIM_ARR register *******************/ |
||
| 2692 | #define TIM_ARR_ARR ((uint32_t)0xFFFFFFFF) /*!<actual auto-reload Value */ |
||
| 2693 | |||
| 2694 | /******************* Bit definition for TIM_RCR register *******************/ |
||
| 2695 | #define TIM_RCR_REP ((uint32_t)0x000000FF) /*!<Repetition Counter Value */ |
||
| 2696 | |||
| 2697 | /******************* Bit definition for TIM_CCR1 register ******************/ |
||
| 2698 | #define TIM_CCR1_CCR1 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 1 Value */ |
||
| 2699 | |||
| 2700 | /******************* Bit definition for TIM_CCR2 register ******************/ |
||
| 2701 | #define TIM_CCR2_CCR2 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 2 Value */ |
||
| 2702 | |||
| 2703 | /******************* Bit definition for TIM_CCR3 register ******************/ |
||
| 2704 | #define TIM_CCR3_CCR3 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 3 Value */ |
||
| 2705 | |||
| 2706 | /******************* Bit definition for TIM_CCR4 register ******************/ |
||
| 2707 | #define TIM_CCR4_CCR4 ((uint32_t)0x0000FFFF) /*!<Capture/Compare 4 Value */ |
||
| 2708 | |||
| 2709 | /******************* Bit definition for TIM_BDTR register ******************/ |
||
| 2710 | #define TIM_BDTR_DTG ((uint32_t)0x000000FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */ |
||
| 2711 | #define TIM_BDTR_DTG_0 ((uint32_t)0x00000001) /*!<Bit 0 */ |
||
| 2712 | #define TIM_BDTR_DTG_1 ((uint32_t)0x00000002) /*!<Bit 1 */ |
||
| 2713 | #define TIM_BDTR_DTG_2 ((uint32_t)0x00000004) /*!<Bit 2 */ |
||
| 2714 | #define TIM_BDTR_DTG_3 ((uint32_t)0x00000008) /*!<Bit 3 */ |
||
| 2715 | #define TIM_BDTR_DTG_4 ((uint32_t)0x00000010) /*!<Bit 4 */ |
||
| 2716 | #define TIM_BDTR_DTG_5 ((uint32_t)0x00000020) /*!<Bit 5 */ |
||
| 2717 | #define TIM_BDTR_DTG_6 ((uint32_t)0x00000040) /*!<Bit 6 */ |
||
| 2718 | #define TIM_BDTR_DTG_7 ((uint32_t)0x00000080) /*!<Bit 7 */ |
||
| 2719 | |||
| 2720 | #define TIM_BDTR_LOCK ((uint32_t)0x00000300) /*!<LOCK[1:0] bits (Lock Configuration) */ |
||
| 2721 | #define TIM_BDTR_LOCK_0 ((uint32_t)0x00000100) /*!<Bit 0 */ |
||
| 2722 | #define TIM_BDTR_LOCK_1 ((uint32_t)0x00000200) /*!<Bit 1 */ |
||
| 2723 | |||
| 2724 | #define TIM_BDTR_OSSI ((uint32_t)0x00000400) /*!<Off-State Selection for Idle mode */ |
||
| 2725 | #define TIM_BDTR_OSSR ((uint32_t)0x00000800) /*!<Off-State Selection for Run mode */ |
||
| 2726 | #define TIM_BDTR_BKE ((uint32_t)0x00001000) /*!<Break enable */ |
||
| 2727 | #define TIM_BDTR_BKP ((uint32_t)0x00002000) /*!<Break Polarity */ |
||
| 2728 | #define TIM_BDTR_AOE ((uint32_t)0x00004000) /*!<Automatic Output enable */ |
||
| 2729 | #define TIM_BDTR_MOE ((uint32_t)0x00008000) /*!<Main Output enable */ |
||
| 2730 | |||
| 2731 | /******************* Bit definition for TIM_DCR register *******************/ |
||
| 2732 | #define TIM_DCR_DBA ((uint32_t)0x0000001F) /*!<DBA[4:0] bits (DMA Base Address) */ |
||
| 2733 | #define TIM_DCR_DBA_0 ((uint32_t)0x00000001) /*!<Bit 0 */ |
||
| 2734 | #define TIM_DCR_DBA_1 ((uint32_t)0x00000002) /*!<Bit 1 */ |
||
| 2735 | #define TIM_DCR_DBA_2 ((uint32_t)0x00000004) /*!<Bit 2 */ |
||
| 2736 | #define TIM_DCR_DBA_3 ((uint32_t)0x00000008) /*!<Bit 3 */ |
||
| 2737 | #define TIM_DCR_DBA_4 ((uint32_t)0x00000010) /*!<Bit 4 */ |
||
| 2738 | |||
| 2739 | #define TIM_DCR_DBL ((uint32_t)0x00001F00) /*!<DBL[4:0] bits (DMA Burst Length) */ |
||
| 2740 | #define TIM_DCR_DBL_0 ((uint32_t)0x00000100) /*!<Bit 0 */ |
||
| 2741 | #define TIM_DCR_DBL_1 ((uint32_t)0x00000200) /*!<Bit 1 */ |
||
| 2742 | #define TIM_DCR_DBL_2 ((uint32_t)0x00000400) /*!<Bit 2 */ |
||
| 2743 | #define TIM_DCR_DBL_3 ((uint32_t)0x00000800) /*!<Bit 3 */ |
||
| 2744 | #define TIM_DCR_DBL_4 ((uint32_t)0x00001000) /*!<Bit 4 */ |
||
| 2745 | |||
| 2746 | /******************* Bit definition for TIM_DMAR register ******************/ |
||
| 2747 | #define TIM_DMAR_DMAB ((uint32_t)0x0000FFFF) /*!<DMA register for burst accesses */ |
||
| 2748 | |||
| 2749 | /******************* Bit definition for TIM_OR register ********************/ |
||
| 2750 | |||
| 2751 | /******************************************************************************/ |
||
| 2752 | /* */ |
||
| 2753 | /* Real-Time Clock */ |
||
| 2754 | /* */ |
||
| 2755 | /******************************************************************************/ |
||
| 2756 | |||
| 2757 | /******************* Bit definition for RTC_CRH register ********************/ |
||
| 2758 | #define RTC_CRH_SECIE ((uint32_t)0x00000001) /*!< Second Interrupt Enable */ |
||
| 2759 | #define RTC_CRH_ALRIE ((uint32_t)0x00000002) /*!< Alarm Interrupt Enable */ |
||
| 2760 | #define RTC_CRH_OWIE ((uint32_t)0x00000004) /*!< OverfloW Interrupt Enable */ |
||
| 2761 | |||
| 2762 | /******************* Bit definition for RTC_CRL register ********************/ |
||
| 2763 | #define RTC_CRL_SECF ((uint32_t)0x00000001) /*!< Second Flag */ |
||
| 2764 | #define RTC_CRL_ALRF ((uint32_t)0x00000002) /*!< Alarm Flag */ |
||
| 2765 | #define RTC_CRL_OWF ((uint32_t)0x00000004) /*!< OverfloW Flag */ |
||
| 2766 | #define RTC_CRL_RSF ((uint32_t)0x00000008) /*!< Registers Synchronized Flag */ |
||
| 2767 | #define RTC_CRL_CNF ((uint32_t)0x00000010) /*!< Configuration Flag */ |
||
| 2768 | #define RTC_CRL_RTOFF ((uint32_t)0x00000020) /*!< RTC operation OFF */ |
||
| 2769 | |||
| 2770 | /******************* Bit definition for RTC_PRLH register *******************/ |
||
| 2771 | #define RTC_PRLH_PRL ((uint32_t)0x0000000F) /*!< RTC Prescaler Reload Value High */ |
||
| 2772 | |||
| 2773 | /******************* Bit definition for RTC_PRLL register *******************/ |
||
| 2774 | #define RTC_PRLL_PRL ((uint32_t)0x0000FFFF) /*!< RTC Prescaler Reload Value Low */ |
||
| 2775 | |||
| 2776 | /******************* Bit definition for RTC_DIVH register *******************/ |
||
| 2777 | #define RTC_DIVH_RTC_DIV ((uint32_t)0x0000000F) /*!< RTC Clock Divider High */ |
||
| 2778 | |||
| 2779 | /******************* Bit definition for RTC_DIVL register *******************/ |
||
| 2780 | #define RTC_DIVL_RTC_DIV ((uint32_t)0x0000FFFF) /*!< RTC Clock Divider Low */ |
||
| 2781 | |||
| 2782 | /******************* Bit definition for RTC_CNTH register *******************/ |
||
| 2783 | #define RTC_CNTH_RTC_CNT ((uint32_t)0x0000FFFF) /*!< RTC Counter High */ |
||
| 2784 | |||
| 2785 | /******************* Bit definition for RTC_CNTL register *******************/ |
||
| 2786 | #define RTC_CNTL_RTC_CNT ((uint32_t)0x0000FFFF) /*!< RTC Counter Low */ |
||
| 2787 | |||
| 2788 | /******************* Bit definition for RTC_ALRH register *******************/ |
||
| 2789 | #define RTC_ALRH_RTC_ALR ((uint32_t)0x0000FFFF) /*!< RTC Alarm High */ |
||
| 2790 | |||
| 2791 | /******************* Bit definition for RTC_ALRL register *******************/ |
||
| 2792 | #define RTC_ALRL_RTC_ALR ((uint32_t)0x0000FFFF) /*!< RTC Alarm Low */ |
||
| 2793 | |||
| 2794 | /******************************************************************************/ |
||
| 2795 | /* */ |
||
| 2796 | /* Independent WATCHDOG (IWDG) */ |
||
| 2797 | /* */ |
||
| 2798 | /******************************************************************************/ |
||
| 2799 | |||
| 2800 | /******************* Bit definition for IWDG_KR register ********************/ |
||
| 2801 | #define IWDG_KR_KEY ((uint32_t)0x0000FFFF) /*!< Key value (write only, read 0000h) */ |
||
| 2802 | |||
| 2803 | /******************* Bit definition for IWDG_PR register ********************/ |
||
| 2804 | #define IWDG_PR_PR ((uint32_t)0x00000007) /*!< PR[2:0] (Prescaler divider) */ |
||
| 2805 | #define IWDG_PR_PR_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2806 | #define IWDG_PR_PR_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2807 | #define IWDG_PR_PR_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2808 | |||
| 2809 | /******************* Bit definition for IWDG_RLR register *******************/ |
||
| 2810 | #define IWDG_RLR_RL ((uint32_t)0x00000FFF) /*!< Watchdog counter reload value */ |
||
| 2811 | |||
| 2812 | /******************* Bit definition for IWDG_SR register ********************/ |
||
| 2813 | #define IWDG_SR_PVU ((uint32_t)0x00000001) /*!< Watchdog prescaler value update */ |
||
| 2814 | #define IWDG_SR_RVU ((uint32_t)0x00000002) /*!< Watchdog counter reload value update */ |
||
| 2815 | |||
| 2816 | /******************************************************************************/ |
||
| 2817 | /* */ |
||
| 2818 | /* Window WATCHDOG */ |
||
| 2819 | /* */ |
||
| 2820 | /******************************************************************************/ |
||
| 2821 | |||
| 2822 | /******************* Bit definition for WWDG_CR register ********************/ |
||
| 2823 | #define WWDG_CR_T ((uint32_t)0x0000007F) /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */ |
||
| 2824 | #define WWDG_CR_T0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2825 | #define WWDG_CR_T1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2826 | #define WWDG_CR_T2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2827 | #define WWDG_CR_T3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2828 | #define WWDG_CR_T4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2829 | #define WWDG_CR_T5 ((uint32_t)0x00000020) /*!< Bit 5 */ |
||
| 2830 | #define WWDG_CR_T6 ((uint32_t)0x00000040) /*!< Bit 6 */ |
||
| 2831 | |||
| 2832 | #define WWDG_CR_WDGA ((uint32_t)0x00000080) /*!< Activation bit */ |
||
| 2833 | |||
| 2834 | /******************* Bit definition for WWDG_CFR register *******************/ |
||
| 2835 | #define WWDG_CFR_W ((uint32_t)0x0000007F) /*!< W[6:0] bits (7-bit window value) */ |
||
| 2836 | #define WWDG_CFR_W0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 2837 | #define WWDG_CFR_W1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 2838 | #define WWDG_CFR_W2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 2839 | #define WWDG_CFR_W3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 2840 | #define WWDG_CFR_W4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 2841 | #define WWDG_CFR_W5 ((uint32_t)0x00000020) /*!< Bit 5 */ |
||
| 2842 | #define WWDG_CFR_W6 ((uint32_t)0x00000040) /*!< Bit 6 */ |
||
| 2843 | |||
| 2844 | #define WWDG_CFR_WDGTB ((uint32_t)0x00000180) /*!< WDGTB[1:0] bits (Timer Base) */ |
||
| 2845 | #define WWDG_CFR_WDGTB0 ((uint32_t)0x00000080) /*!< Bit 0 */ |
||
| 2846 | #define WWDG_CFR_WDGTB1 ((uint32_t)0x00000100) /*!< Bit 1 */ |
||
| 2847 | |||
| 2848 | #define WWDG_CFR_EWI ((uint32_t)0x00000200) /*!< Early Wakeup Interrupt */ |
||
| 2849 | |||
| 2850 | /******************* Bit definition for WWDG_SR register ********************/ |
||
| 2851 | #define WWDG_SR_EWIF ((uint32_t)0x00000001) /*!< Early Wakeup Interrupt Flag */ |
||
| 2852 | |||
| 2853 | |||
| 2854 | /******************************************************************************/ |
||
| 2855 | /* */ |
||
| 2856 | /* SD host Interface */ |
||
| 2857 | /* */ |
||
| 2858 | /******************************************************************************/ |
||
| 2859 | |||
| 2860 | /****************** Bit definition for SDIO_POWER register ******************/ |
||
| 2861 | #define SDIO_POWER_PWRCTRL ((uint32_t)0x03) /*!< PWRCTRL[1:0] bits (Power supply control bits) */ |
||
| 2862 | #define SDIO_POWER_PWRCTRL_0 ((uint32_t)0x01) /*!< Bit 0 */ |
||
| 2863 | #define SDIO_POWER_PWRCTRL_1 ((uint32_t)0x02) /*!< Bit 1 */ |
||
| 2864 | |||
| 2865 | /****************** Bit definition for SDIO_CLKCR register ******************/ |
||
| 2866 | #define SDIO_CLKCR_CLKDIV ((uint32_t)0x00FF) /*!< Clock divide factor */ |
||
| 2867 | #define SDIO_CLKCR_CLKEN ((uint32_t)0x0100) /*!< Clock enable bit */ |
||
| 2868 | #define SDIO_CLKCR_PWRSAV ((uint32_t)0x0200) /*!< Power saving configuration bit */ |
||
| 2869 | #define SDIO_CLKCR_BYPASS ((uint32_t)0x0400) /*!< Clock divider bypass enable bit */ |
||
| 2870 | |||
| 2871 | #define SDIO_CLKCR_WIDBUS ((uint32_t)0x1800) /*!< WIDBUS[1:0] bits (Wide bus mode enable bit) */ |
||
| 2872 | #define SDIO_CLKCR_WIDBUS_0 ((uint32_t)0x0800) /*!< Bit 0 */ |
||
| 2873 | #define SDIO_CLKCR_WIDBUS_1 ((uint32_t)0x1000) /*!< Bit 1 */ |
||
| 2874 | |||
| 2875 | #define SDIO_CLKCR_NEGEDGE ((uint32_t)0x2000) /*!< SDIO_CK dephasing selection bit */ |
||
| 2876 | #define SDIO_CLKCR_HWFC_EN ((uint32_t)0x4000) /*!< HW Flow Control enable */ |
||
| 2877 | |||
| 2878 | /******************* Bit definition for SDIO_ARG register *******************/ |
||
| 2879 | #define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!< Command argument */ |
||
| 2880 | |||
| 2881 | /******************* Bit definition for SDIO_CMD register *******************/ |
||
| 2882 | #define SDIO_CMD_CMDINDEX ((uint32_t)0x003F) /*!< Command Index */ |
||
| 2883 | |||
| 2884 | #define SDIO_CMD_WAITRESP ((uint32_t)0x00C0) /*!< WAITRESP[1:0] bits (Wait for response bits) */ |
||
| 2885 | #define SDIO_CMD_WAITRESP_0 ((uint32_t)0x0040) /*!< Bit 0 */ |
||
| 2886 | #define SDIO_CMD_WAITRESP_1 ((uint32_t)0x0080) /*!< Bit 1 */ |
||
| 2887 | |||
| 2888 | #define SDIO_CMD_WAITINT ((uint32_t)0x0100) /*!< CPSM Waits for Interrupt Request */ |
||
| 2889 | #define SDIO_CMD_WAITPEND ((uint32_t)0x0200) /*!< CPSM Waits for ends of data transfer (CmdPend internal signal) */ |
||
| 2890 | #define SDIO_CMD_CPSMEN ((uint32_t)0x0400) /*!< Command path state machine (CPSM) Enable bit */ |
||
| 2891 | #define SDIO_CMD_SDIOSUSPEND ((uint32_t)0x0800) /*!< SD I/O suspend command */ |
||
| 2892 | #define SDIO_CMD_ENCMDCOMPL ((uint32_t)0x1000) /*!< Enable CMD completion */ |
||
| 2893 | #define SDIO_CMD_NIEN ((uint32_t)0x2000) /*!< Not Interrupt Enable */ |
||
| 2894 | #define SDIO_CMD_CEATACMD ((uint32_t)0x4000) /*!< CE-ATA command */ |
||
| 2895 | |||
| 2896 | /***************** Bit definition for SDIO_RESPCMD register *****************/ |
||
| 2897 | #define SDIO_RESPCMD_RESPCMD ((uint32_t)0x3F) /*!< Response command index */ |
||
| 2898 | |||
| 2899 | /****************** Bit definition for SDIO_RESP0 register ******************/ |
||
| 2900 | #define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ |
||
| 2901 | |||
| 2902 | /****************** Bit definition for SDIO_RESP1 register ******************/ |
||
| 2903 | #define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ |
||
| 2904 | |||
| 2905 | /****************** Bit definition for SDIO_RESP2 register ******************/ |
||
| 2906 | #define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ |
||
| 2907 | |||
| 2908 | /****************** Bit definition for SDIO_RESP3 register ******************/ |
||
| 2909 | #define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ |
||
| 2910 | |||
| 2911 | /****************** Bit definition for SDIO_RESP4 register ******************/ |
||
| 2912 | #define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!< Card Status */ |
||
| 2913 | |||
| 2914 | /****************** Bit definition for SDIO_DTIMER register *****************/ |
||
| 2915 | #define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!< Data timeout period. */ |
||
| 2916 | |||
| 2917 | /****************** Bit definition for SDIO_DLEN register *******************/ |
||
| 2918 | #define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!< Data length value */ |
||
| 2919 | |||
| 2920 | /****************** Bit definition for SDIO_DCTRL register ******************/ |
||
| 2921 | #define SDIO_DCTRL_DTEN ((uint32_t)0x0001) /*!< Data transfer enabled bit */ |
||
| 2922 | #define SDIO_DCTRL_DTDIR ((uint32_t)0x0002) /*!< Data transfer direction selection */ |
||
| 2923 | #define SDIO_DCTRL_DTMODE ((uint32_t)0x0004) /*!< Data transfer mode selection */ |
||
| 2924 | #define SDIO_DCTRL_DMAEN ((uint32_t)0x0008) /*!< DMA enabled bit */ |
||
| 2925 | |||
| 2926 | #define SDIO_DCTRL_DBLOCKSIZE ((uint32_t)0x00F0) /*!< DBLOCKSIZE[3:0] bits (Data block size) */ |
||
| 2927 | #define SDIO_DCTRL_DBLOCKSIZE_0 ((uint32_t)0x0010) /*!< Bit 0 */ |
||
| 2928 | #define SDIO_DCTRL_DBLOCKSIZE_1 ((uint32_t)0x0020) /*!< Bit 1 */ |
||
| 2929 | #define SDIO_DCTRL_DBLOCKSIZE_2 ((uint32_t)0x0040) /*!< Bit 2 */ |
||
| 2930 | #define SDIO_DCTRL_DBLOCKSIZE_3 ((uint32_t)0x0080) /*!< Bit 3 */ |
||
| 2931 | |||
| 2932 | #define SDIO_DCTRL_RWSTART ((uint32_t)0x0100) /*!< Read wait start */ |
||
| 2933 | #define SDIO_DCTRL_RWSTOP ((uint32_t)0x0200) /*!< Read wait stop */ |
||
| 2934 | #define SDIO_DCTRL_RWMOD ((uint32_t)0x0400) /*!< Read wait mode */ |
||
| 2935 | #define SDIO_DCTRL_SDIOEN ((uint32_t)0x0800) /*!< SD I/O enable functions */ |
||
| 2936 | |||
| 2937 | /****************** Bit definition for SDIO_DCOUNT register *****************/ |
||
| 2938 | #define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!< Data count value */ |
||
| 2939 | |||
| 2940 | /****************** Bit definition for SDIO_STA register ********************/ |
||
| 2941 | #define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!< Command response received (CRC check failed) */ |
||
| 2942 | #define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!< Data block sent/received (CRC check failed) */ |
||
| 2943 | #define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!< Command response timeout */ |
||
| 2944 | #define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!< Data timeout */ |
||
| 2945 | #define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!< Transmit FIFO underrun error */ |
||
| 2946 | #define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!< Received FIFO overrun error */ |
||
| 2947 | #define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!< Command response received (CRC check passed) */ |
||
| 2948 | #define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!< Command sent (no response required) */ |
||
| 2949 | #define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!< Data end (data counter, SDIDCOUNT, is zero) */ |
||
| 2950 | #define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!< Start bit not detected on all data signals in wide bus mode */ |
||
| 2951 | #define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!< Data block sent/received (CRC check passed) */ |
||
| 2952 | #define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!< Command transfer in progress */ |
||
| 2953 | #define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!< Data transmit in progress */ |
||
| 2954 | #define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!< Data receive in progress */ |
||
| 2955 | #define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!< Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */ |
||
| 2956 | #define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!< Receive FIFO Half Full: there are at least 8 words in the FIFO */ |
||
| 2957 | #define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!< Transmit FIFO full */ |
||
| 2958 | #define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!< Receive FIFO full */ |
||
| 2959 | #define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!< Transmit FIFO empty */ |
||
| 2960 | #define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!< Receive FIFO empty */ |
||
| 2961 | #define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!< Data available in transmit FIFO */ |
||
| 2962 | #define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!< Data available in receive FIFO */ |
||
| 2963 | #define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!< SDIO interrupt received */ |
||
| 2964 | #define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!< CE-ATA command completion signal received for CMD61 */ |
||
| 2965 | |||
| 2966 | /******************* Bit definition for SDIO_ICR register *******************/ |
||
| 2967 | #define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!< CCRCFAIL flag clear bit */ |
||
| 2968 | #define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!< DCRCFAIL flag clear bit */ |
||
| 2969 | #define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!< CTIMEOUT flag clear bit */ |
||
| 2970 | #define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!< DTIMEOUT flag clear bit */ |
||
| 2971 | #define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!< TXUNDERR flag clear bit */ |
||
| 2972 | #define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!< RXOVERR flag clear bit */ |
||
| 2973 | #define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!< CMDREND flag clear bit */ |
||
| 2974 | #define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!< CMDSENT flag clear bit */ |
||
| 2975 | #define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!< DATAEND flag clear bit */ |
||
| 2976 | #define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!< STBITERR flag clear bit */ |
||
| 2977 | #define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!< DBCKEND flag clear bit */ |
||
| 2978 | #define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!< SDIOIT flag clear bit */ |
||
| 2979 | #define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!< CEATAEND flag clear bit */ |
||
| 2980 | |||
| 2981 | /****************** Bit definition for SDIO_MASK register *******************/ |
||
| 2982 | #define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!< Command CRC Fail Interrupt Enable */ |
||
| 2983 | #define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!< Data CRC Fail Interrupt Enable */ |
||
| 2984 | #define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!< Command TimeOut Interrupt Enable */ |
||
| 2985 | #define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!< Data TimeOut Interrupt Enable */ |
||
| 2986 | #define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!< Tx FIFO UnderRun Error Interrupt Enable */ |
||
| 2987 | #define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!< Rx FIFO OverRun Error Interrupt Enable */ |
||
| 2988 | #define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!< Command Response Received Interrupt Enable */ |
||
| 2989 | #define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!< Command Sent Interrupt Enable */ |
||
| 2990 | #define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!< Data End Interrupt Enable */ |
||
| 2991 | #define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!< Start Bit Error Interrupt Enable */ |
||
| 2992 | #define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!< Data Block End Interrupt Enable */ |
||
| 2993 | #define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!< Command Acting Interrupt Enable */ |
||
| 2994 | #define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!< Data Transmit Acting Interrupt Enable */ |
||
| 2995 | #define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!< Data receive acting interrupt enabled */ |
||
| 2996 | #define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!< Tx FIFO Half Empty interrupt Enable */ |
||
| 2997 | #define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!< Rx FIFO Half Full interrupt Enable */ |
||
| 2998 | #define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!< Tx FIFO Full interrupt Enable */ |
||
| 2999 | #define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!< Rx FIFO Full interrupt Enable */ |
||
| 3000 | #define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!< Tx FIFO Empty interrupt Enable */ |
||
| 3001 | #define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!< Rx FIFO Empty interrupt Enable */ |
||
| 3002 | #define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!< Data available in Tx FIFO interrupt Enable */ |
||
| 3003 | #define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!< Data available in Rx FIFO interrupt Enable */ |
||
| 3004 | #define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!< SDIO Mode Interrupt Received interrupt Enable */ |
||
| 3005 | #define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!< CE-ATA command completion signal received Interrupt Enable */ |
||
| 3006 | |||
| 3007 | /***************** Bit definition for SDIO_FIFOCNT register *****************/ |
||
| 3008 | #define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!< Remaining number of words to be written to or read from the FIFO */ |
||
| 3009 | |||
| 3010 | /****************** Bit definition for SDIO_FIFO register *******************/ |
||
| 3011 | #define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!< Receive and transmit FIFO data */ |
||
| 3012 | |||
| 3013 | |||
| 3014 | |||
| 3015 | /******************************************************************************/ |
||
| 3016 | /* */ |
||
| 3017 | /* Serial Peripheral Interface */ |
||
| 3018 | /* */ |
||
| 3019 | /******************************************************************************/ |
||
| 3020 | |||
| 3021 | /******************* Bit definition for SPI_CR1 register ********************/ |
||
| 3022 | #define SPI_CR1_CPHA ((uint32_t)0x00000001) /*!< Clock Phase */ |
||
| 3023 | #define SPI_CR1_CPOL ((uint32_t)0x00000002) /*!< Clock Polarity */ |
||
| 3024 | #define SPI_CR1_MSTR ((uint32_t)0x00000004) /*!< Master Selection */ |
||
| 3025 | |||
| 3026 | #define SPI_CR1_BR ((uint32_t)0x00000038) /*!< BR[2:0] bits (Baud Rate Control) */ |
||
| 3027 | #define SPI_CR1_BR_0 ((uint32_t)0x00000008) /*!< Bit 0 */ |
||
| 3028 | #define SPI_CR1_BR_1 ((uint32_t)0x00000010) /*!< Bit 1 */ |
||
| 3029 | #define SPI_CR1_BR_2 ((uint32_t)0x00000020) /*!< Bit 2 */ |
||
| 3030 | |||
| 3031 | #define SPI_CR1_SPE ((uint32_t)0x00000040) /*!< SPI Enable */ |
||
| 3032 | #define SPI_CR1_LSBFIRST ((uint32_t)0x00000080) /*!< Frame Format */ |
||
| 3033 | #define SPI_CR1_SSI ((uint32_t)0x00000100) /*!< Internal slave select */ |
||
| 3034 | #define SPI_CR1_SSM ((uint32_t)0x00000200) /*!< Software slave management */ |
||
| 3035 | #define SPI_CR1_RXONLY ((uint32_t)0x00000400) /*!< Receive only */ |
||
| 3036 | #define SPI_CR1_DFF ((uint32_t)0x00000800) /*!< Data Frame Format */ |
||
| 3037 | #define SPI_CR1_CRCNEXT ((uint32_t)0x00001000) /*!< Transmit CRC next */ |
||
| 3038 | #define SPI_CR1_CRCEN ((uint32_t)0x00002000) /*!< Hardware CRC calculation enable */ |
||
| 3039 | #define SPI_CR1_BIDIOE ((uint32_t)0x00004000) /*!< Output enable in bidirectional mode */ |
||
| 3040 | #define SPI_CR1_BIDIMODE ((uint32_t)0x00008000) /*!< Bidirectional data mode enable */ |
||
| 3041 | |||
| 3042 | /******************* Bit definition for SPI_CR2 register ********************/ |
||
| 3043 | #define SPI_CR2_RXDMAEN ((uint32_t)0x00000001) /*!< Rx Buffer DMA Enable */ |
||
| 3044 | #define SPI_CR2_TXDMAEN ((uint32_t)0x00000002) /*!< Tx Buffer DMA Enable */ |
||
| 3045 | #define SPI_CR2_SSOE ((uint32_t)0x00000004) /*!< SS Output Enable */ |
||
| 3046 | #define SPI_CR2_ERRIE ((uint32_t)0x00000020) /*!< Error Interrupt Enable */ |
||
| 3047 | #define SPI_CR2_RXNEIE ((uint32_t)0x00000040) /*!< RX buffer Not Empty Interrupt Enable */ |
||
| 3048 | #define SPI_CR2_TXEIE ((uint32_t)0x00000080) /*!< Tx buffer Empty Interrupt Enable */ |
||
| 3049 | |||
| 3050 | /******************** Bit definition for SPI_SR register ********************/ |
||
| 3051 | #define SPI_SR_RXNE ((uint32_t)0x00000001) /*!< Receive buffer Not Empty */ |
||
| 3052 | #define SPI_SR_TXE ((uint32_t)0x00000002) /*!< Transmit buffer Empty */ |
||
| 3053 | #define SPI_SR_CHSIDE ((uint32_t)0x00000004) /*!< Channel side */ |
||
| 3054 | #define SPI_SR_UDR ((uint32_t)0x00000008) /*!< Underrun flag */ |
||
| 3055 | #define SPI_SR_CRCERR ((uint32_t)0x00000010) /*!< CRC Error flag */ |
||
| 3056 | #define SPI_SR_MODF ((uint32_t)0x00000020) /*!< Mode fault */ |
||
| 3057 | #define SPI_SR_OVR ((uint32_t)0x00000040) /*!< Overrun flag */ |
||
| 3058 | #define SPI_SR_BSY ((uint32_t)0x00000080) /*!< Busy flag */ |
||
| 3059 | |||
| 3060 | /******************** Bit definition for SPI_DR register ********************/ |
||
| 3061 | #define SPI_DR_DR ((uint32_t)0x0000FFFF) /*!< Data Register */ |
||
| 3062 | |||
| 3063 | /******************* Bit definition for SPI_CRCPR register ******************/ |
||
| 3064 | #define SPI_CRCPR_CRCPOLY ((uint32_t)0x0000FFFF) /*!< CRC polynomial register */ |
||
| 3065 | |||
| 3066 | /****************** Bit definition for SPI_RXCRCR register ******************/ |
||
| 3067 | #define SPI_RXCRCR_RXCRC ((uint32_t)0x0000FFFF) /*!< Rx CRC Register */ |
||
| 3068 | |||
| 3069 | /****************** Bit definition for SPI_TXCRCR register ******************/ |
||
| 3070 | #define SPI_TXCRCR_TXCRC ((uint32_t)0x0000FFFF) /*!< Tx CRC Register */ |
||
| 3071 | |||
| 3072 | /****************** Bit definition for SPI_I2SCFGR register *****************/ |
||
| 3073 | #define SPI_I2SCFGR_I2SMOD ((uint32_t)0x00000800) /*!< I2S mode selection */ |
||
| 3074 | |||
| 3075 | |||
| 3076 | /******************************************************************************/ |
||
| 3077 | /* */ |
||
| 3078 | /* Inter-integrated Circuit Interface */ |
||
| 3079 | /* */ |
||
| 3080 | /******************************************************************************/ |
||
| 3081 | |||
| 3082 | /******************* Bit definition for I2C_CR1 register ********************/ |
||
| 3083 | #define I2C_CR1_PE ((uint32_t)0x00000001) /*!< Peripheral Enable */ |
||
| 3084 | #define I2C_CR1_SMBUS ((uint32_t)0x00000002) /*!< SMBus Mode */ |
||
| 3085 | #define I2C_CR1_SMBTYPE ((uint32_t)0x00000008) /*!< SMBus Type */ |
||
| 3086 | #define I2C_CR1_ENARP ((uint32_t)0x00000010) /*!< ARP Enable */ |
||
| 3087 | #define I2C_CR1_ENPEC ((uint32_t)0x00000020) /*!< PEC Enable */ |
||
| 3088 | #define I2C_CR1_ENGC ((uint32_t)0x00000040) /*!< General Call Enable */ |
||
| 3089 | #define I2C_CR1_NOSTRETCH ((uint32_t)0x00000080) /*!< Clock Stretching Disable (Slave mode) */ |
||
| 3090 | #define I2C_CR1_START ((uint32_t)0x00000100) /*!< Start Generation */ |
||
| 3091 | #define I2C_CR1_STOP ((uint32_t)0x00000200) /*!< Stop Generation */ |
||
| 3092 | #define I2C_CR1_ACK ((uint32_t)0x00000400) /*!< Acknowledge Enable */ |
||
| 3093 | #define I2C_CR1_POS ((uint32_t)0x00000800) /*!< Acknowledge/PEC Position (for data reception) */ |
||
| 3094 | #define I2C_CR1_PEC ((uint32_t)0x00001000) /*!< Packet Error Checking */ |
||
| 3095 | #define I2C_CR1_ALERT ((uint32_t)0x00002000) /*!< SMBus Alert */ |
||
| 3096 | #define I2C_CR1_SWRST ((uint32_t)0x00008000) /*!< Software Reset */ |
||
| 3097 | |||
| 3098 | /******************* Bit definition for I2C_CR2 register ********************/ |
||
| 3099 | #define I2C_CR2_FREQ ((uint32_t)0x0000003F) /*!< FREQ[5:0] bits (Peripheral Clock Frequency) */ |
||
| 3100 | #define I2C_CR2_FREQ_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 3101 | #define I2C_CR2_FREQ_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 3102 | #define I2C_CR2_FREQ_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 3103 | #define I2C_CR2_FREQ_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 3104 | #define I2C_CR2_FREQ_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 3105 | #define I2C_CR2_FREQ_5 ((uint32_t)0x00000020) /*!< Bit 5 */ |
||
| 3106 | |||
| 3107 | #define I2C_CR2_ITERREN ((uint32_t)0x00000100) /*!< Error Interrupt Enable */ |
||
| 3108 | #define I2C_CR2_ITEVTEN ((uint32_t)0x00000200) /*!< Event Interrupt Enable */ |
||
| 3109 | #define I2C_CR2_ITBUFEN ((uint32_t)0x00000400) /*!< Buffer Interrupt Enable */ |
||
| 3110 | #define I2C_CR2_DMAEN ((uint32_t)0x00000800) /*!< DMA Requests Enable */ |
||
| 3111 | #define I2C_CR2_LAST ((uint32_t)0x00001000) /*!< DMA Last Transfer */ |
||
| 3112 | |||
| 3113 | /******************* Bit definition for I2C_OAR1 register *******************/ |
||
| 3114 | #define I2C_OAR1_ADD1_7 ((uint32_t)0x000000FE) /*!< Interface Address */ |
||
| 3115 | #define I2C_OAR1_ADD8_9 ((uint32_t)0x00000300) /*!< Interface Address */ |
||
| 3116 | |||
| 3117 | #define I2C_OAR1_ADD0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 3118 | #define I2C_OAR1_ADD1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 3119 | #define I2C_OAR1_ADD2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 3120 | #define I2C_OAR1_ADD3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 3121 | #define I2C_OAR1_ADD4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 3122 | #define I2C_OAR1_ADD5 ((uint32_t)0x00000020) /*!< Bit 5 */ |
||
| 3123 | #define I2C_OAR1_ADD6 ((uint32_t)0x00000040) /*!< Bit 6 */ |
||
| 3124 | #define I2C_OAR1_ADD7 ((uint32_t)0x00000080) /*!< Bit 7 */ |
||
| 3125 | #define I2C_OAR1_ADD8 ((uint32_t)0x00000100) /*!< Bit 8 */ |
||
| 3126 | #define I2C_OAR1_ADD9 ((uint32_t)0x00000200) /*!< Bit 9 */ |
||
| 3127 | |||
| 3128 | #define I2C_OAR1_ADDMODE ((uint32_t)0x00008000) /*!< Addressing Mode (Slave mode) */ |
||
| 3129 | |||
| 3130 | /******************* Bit definition for I2C_OAR2 register *******************/ |
||
| 3131 | #define I2C_OAR2_ENDUAL ((uint32_t)0x00000001) /*!< Dual addressing mode enable */ |
||
| 3132 | #define I2C_OAR2_ADD2 ((uint32_t)0x000000FE) /*!< Interface address */ |
||
| 3133 | |||
| 3134 | /******************* Bit definition for I2C_SR1 register ********************/ |
||
| 3135 | #define I2C_SR1_SB ((uint32_t)0x00000001) /*!< Start Bit (Master mode) */ |
||
| 3136 | #define I2C_SR1_ADDR ((uint32_t)0x00000002) /*!< Address sent (master mode)/matched (slave mode) */ |
||
| 3137 | #define I2C_SR1_BTF ((uint32_t)0x00000004) /*!< Byte Transfer Finished */ |
||
| 3138 | #define I2C_SR1_ADD10 ((uint32_t)0x00000008) /*!< 10-bit header sent (Master mode) */ |
||
| 3139 | #define I2C_SR1_STOPF ((uint32_t)0x00000010) /*!< Stop detection (Slave mode) */ |
||
| 3140 | #define I2C_SR1_RXNE ((uint32_t)0x00000040) /*!< Data Register not Empty (receivers) */ |
||
| 3141 | #define I2C_SR1_TXE ((uint32_t)0x00000080) /*!< Data Register Empty (transmitters) */ |
||
| 3142 | #define I2C_SR1_BERR ((uint32_t)0x00000100) /*!< Bus Error */ |
||
| 3143 | #define I2C_SR1_ARLO ((uint32_t)0x00000200) /*!< Arbitration Lost (master mode) */ |
||
| 3144 | #define I2C_SR1_AF ((uint32_t)0x00000400) /*!< Acknowledge Failure */ |
||
| 3145 | #define I2C_SR1_OVR ((uint32_t)0x00000800) /*!< Overrun/Underrun */ |
||
| 3146 | #define I2C_SR1_PECERR ((uint32_t)0x00001000) /*!< PEC Error in reception */ |
||
| 3147 | #define I2C_SR1_TIMEOUT ((uint32_t)0x00004000) /*!< Timeout or Tlow Error */ |
||
| 3148 | #define I2C_SR1_SMBALERT ((uint32_t)0x00008000) /*!< SMBus Alert */ |
||
| 3149 | |||
| 3150 | /******************* Bit definition for I2C_SR2 register ********************/ |
||
| 3151 | #define I2C_SR2_MSL ((uint32_t)0x00000001) /*!< Master/Slave */ |
||
| 3152 | #define I2C_SR2_BUSY ((uint32_t)0x00000002) /*!< Bus Busy */ |
||
| 3153 | #define I2C_SR2_TRA ((uint32_t)0x00000004) /*!< Transmitter/Receiver */ |
||
| 3154 | #define I2C_SR2_GENCALL ((uint32_t)0x00000010) /*!< General Call Address (Slave mode) */ |
||
| 3155 | #define I2C_SR2_SMBDEFAULT ((uint32_t)0x00000020) /*!< SMBus Device Default Address (Slave mode) */ |
||
| 3156 | #define I2C_SR2_SMBHOST ((uint32_t)0x00000040) /*!< SMBus Host Header (Slave mode) */ |
||
| 3157 | #define I2C_SR2_DUALF ((uint32_t)0x00000080) /*!< Dual Flag (Slave mode) */ |
||
| 3158 | #define I2C_SR2_PEC ((uint32_t)0x0000FF00) /*!< Packet Error Checking Register */ |
||
| 3159 | |||
| 3160 | /******************* Bit definition for I2C_CCR register ********************/ |
||
| 3161 | #define I2C_CCR_CCR ((uint32_t)0x00000FFF) /*!< Clock Control Register in Fast/Standard mode (Master mode) */ |
||
| 3162 | #define I2C_CCR_DUTY ((uint32_t)0x00004000) /*!< Fast Mode Duty Cycle */ |
||
| 3163 | #define I2C_CCR_FS ((uint32_t)0x00008000) /*!< I2C Master Mode Selection */ |
||
| 3164 | |||
| 3165 | /****************** Bit definition for I2C_TRISE register *******************/ |
||
| 3166 | #define I2C_TRISE_TRISE ((uint32_t)0x0000003F) /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */ |
||
| 3167 | |||
| 3168 | /******************************************************************************/ |
||
| 3169 | /* */ |
||
| 3170 | /* Universal Synchronous Asynchronous Receiver Transmitter */ |
||
| 3171 | /* */ |
||
| 3172 | /******************************************************************************/ |
||
| 3173 | |||
| 3174 | /******************* Bit definition for USART_SR register *******************/ |
||
| 3175 | #define USART_SR_PE ((uint32_t)0x00000001) /*!< Parity Error */ |
||
| 3176 | #define USART_SR_FE ((uint32_t)0x00000002) /*!< Framing Error */ |
||
| 3177 | #define USART_SR_NE ((uint32_t)0x00000004) /*!< Noise Error Flag */ |
||
| 3178 | #define USART_SR_ORE ((uint32_t)0x00000008) /*!< OverRun Error */ |
||
| 3179 | #define USART_SR_IDLE ((uint32_t)0x00000010) /*!< IDLE line detected */ |
||
| 3180 | #define USART_SR_RXNE ((uint32_t)0x00000020) /*!< Read Data Register Not Empty */ |
||
| 3181 | #define USART_SR_TC ((uint32_t)0x00000040) /*!< Transmission Complete */ |
||
| 3182 | #define USART_SR_TXE ((uint32_t)0x00000080) /*!< Transmit Data Register Empty */ |
||
| 3183 | #define USART_SR_LBD ((uint32_t)0x00000100) /*!< LIN Break Detection Flag */ |
||
| 3184 | #define USART_SR_CTS ((uint32_t)0x00000200) /*!< CTS Flag */ |
||
| 3185 | |||
| 3186 | /******************* Bit definition for USART_DR register *******************/ |
||
| 3187 | #define USART_DR_DR ((uint32_t)0x000001FF) /*!< Data value */ |
||
| 3188 | |||
| 3189 | /****************** Bit definition for USART_BRR register *******************/ |
||
| 3190 | #define USART_BRR_DIV_Fraction ((uint32_t)0x0000000F) /*!< Fraction of USARTDIV */ |
||
| 3191 | #define USART_BRR_DIV_Mantissa ((uint32_t)0x0000FFF0) /*!< Mantissa of USARTDIV */ |
||
| 3192 | |||
| 3193 | /****************** Bit definition for USART_CR1 register *******************/ |
||
| 3194 | #define USART_CR1_SBK ((uint32_t)0x00000001) /*!< Send Break */ |
||
| 3195 | #define USART_CR1_RWU ((uint32_t)0x00000002) /*!< Receiver wakeup */ |
||
| 3196 | #define USART_CR1_RE ((uint32_t)0x00000004) /*!< Receiver Enable */ |
||
| 3197 | #define USART_CR1_TE ((uint32_t)0x00000008) /*!< Transmitter Enable */ |
||
| 3198 | #define USART_CR1_IDLEIE ((uint32_t)0x00000010) /*!< IDLE Interrupt Enable */ |
||
| 3199 | #define USART_CR1_RXNEIE ((uint32_t)0x00000020) /*!< RXNE Interrupt Enable */ |
||
| 3200 | #define USART_CR1_TCIE ((uint32_t)0x00000040) /*!< Transmission Complete Interrupt Enable */ |
||
| 3201 | #define USART_CR1_TXEIE ((uint32_t)0x00000080) /*!< PE Interrupt Enable */ |
||
| 3202 | #define USART_CR1_PEIE ((uint32_t)0x00000100) /*!< PE Interrupt Enable */ |
||
| 3203 | #define USART_CR1_PS ((uint32_t)0x00000200) /*!< Parity Selection */ |
||
| 3204 | #define USART_CR1_PCE ((uint32_t)0x00000400) /*!< Parity Control Enable */ |
||
| 3205 | #define USART_CR1_WAKE ((uint32_t)0x00000800) /*!< Wakeup method */ |
||
| 3206 | #define USART_CR1_M ((uint32_t)0x00001000) /*!< Word length */ |
||
| 3207 | #define USART_CR1_UE ((uint32_t)0x00002000) /*!< USART Enable */ |
||
| 3208 | |||
| 3209 | /****************** Bit definition for USART_CR2 register *******************/ |
||
| 3210 | #define USART_CR2_ADD ((uint32_t)0x0000000F) /*!< Address of the USART node */ |
||
| 3211 | #define USART_CR2_LBDL ((uint32_t)0x00000020) /*!< LIN Break Detection Length */ |
||
| 3212 | #define USART_CR2_LBDIE ((uint32_t)0x00000040) /*!< LIN Break Detection Interrupt Enable */ |
||
| 3213 | #define USART_CR2_LBCL ((uint32_t)0x00000100) /*!< Last Bit Clock pulse */ |
||
| 3214 | #define USART_CR2_CPHA ((uint32_t)0x00000200) /*!< Clock Phase */ |
||
| 3215 | #define USART_CR2_CPOL ((uint32_t)0x00000400) /*!< Clock Polarity */ |
||
| 3216 | #define USART_CR2_CLKEN ((uint32_t)0x00000800) /*!< Clock Enable */ |
||
| 3217 | |||
| 3218 | #define USART_CR2_STOP ((uint32_t)0x00003000) /*!< STOP[1:0] bits (STOP bits) */ |
||
| 3219 | #define USART_CR2_STOP_0 ((uint32_t)0x00001000) /*!< Bit 0 */ |
||
| 3220 | #define USART_CR2_STOP_1 ((uint32_t)0x00002000) /*!< Bit 1 */ |
||
| 3221 | |||
| 3222 | #define USART_CR2_LINEN ((uint32_t)0x00004000) /*!< LIN mode enable */ |
||
| 3223 | |||
| 3224 | /****************** Bit definition for USART_CR3 register *******************/ |
||
| 3225 | #define USART_CR3_EIE ((uint32_t)0x00000001) /*!< Error Interrupt Enable */ |
||
| 3226 | #define USART_CR3_IREN ((uint32_t)0x00000002) /*!< IrDA mode Enable */ |
||
| 3227 | #define USART_CR3_IRLP ((uint32_t)0x00000004) /*!< IrDA Low-Power */ |
||
| 3228 | #define USART_CR3_HDSEL ((uint32_t)0x00000008) /*!< Half-Duplex Selection */ |
||
| 3229 | #define USART_CR3_NACK ((uint32_t)0x00000010) /*!< Smartcard NACK enable */ |
||
| 3230 | #define USART_CR3_SCEN ((uint32_t)0x00000020) /*!< Smartcard mode enable */ |
||
| 3231 | #define USART_CR3_DMAR ((uint32_t)0x00000040) /*!< DMA Enable Receiver */ |
||
| 3232 | #define USART_CR3_DMAT ((uint32_t)0x00000080) /*!< DMA Enable Transmitter */ |
||
| 3233 | #define USART_CR3_RTSE ((uint32_t)0x00000100) /*!< RTS Enable */ |
||
| 3234 | #define USART_CR3_CTSE ((uint32_t)0x00000200) /*!< CTS Enable */ |
||
| 3235 | #define USART_CR3_CTSIE ((uint32_t)0x00000400) /*!< CTS Interrupt Enable */ |
||
| 3236 | |||
| 3237 | /****************** Bit definition for USART_GTPR register ******************/ |
||
| 3238 | #define USART_GTPR_PSC ((uint32_t)0x000000FF) /*!< PSC[7:0] bits (Prescaler value) */ |
||
| 3239 | #define USART_GTPR_PSC_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 3240 | #define USART_GTPR_PSC_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 3241 | #define USART_GTPR_PSC_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 3242 | #define USART_GTPR_PSC_3 ((uint32_t)0x00000008) /*!< Bit 3 */ |
||
| 3243 | #define USART_GTPR_PSC_4 ((uint32_t)0x00000010) /*!< Bit 4 */ |
||
| 3244 | #define USART_GTPR_PSC_5 ((uint32_t)0x00000020) /*!< Bit 5 */ |
||
| 3245 | #define USART_GTPR_PSC_6 ((uint32_t)0x00000040) /*!< Bit 6 */ |
||
| 3246 | #define USART_GTPR_PSC_7 ((uint32_t)0x00000080) /*!< Bit 7 */ |
||
| 3247 | |||
| 3248 | #define USART_GTPR_GT ((uint32_t)0x0000FF00) /*!< Guard time value */ |
||
| 3249 | |||
| 3250 | /******************************************************************************/ |
||
| 3251 | /* */ |
||
| 3252 | /* Debug MCU */ |
||
| 3253 | /* */ |
||
| 3254 | /******************************************************************************/ |
||
| 3255 | |||
| 3256 | /**************** Bit definition for DBGMCU_IDCODE register *****************/ |
||
| 3257 | #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF) /*!< Device Identifier */ |
||
| 3258 | |||
| 3259 | #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000) /*!< REV_ID[15:0] bits (Revision Identifier) */ |
||
| 3260 | #define DBGMCU_IDCODE_REV_ID_0 ((uint32_t)0x00010000) /*!< Bit 0 */ |
||
| 3261 | #define DBGMCU_IDCODE_REV_ID_1 ((uint32_t)0x00020000) /*!< Bit 1 */ |
||
| 3262 | #define DBGMCU_IDCODE_REV_ID_2 ((uint32_t)0x00040000) /*!< Bit 2 */ |
||
| 3263 | #define DBGMCU_IDCODE_REV_ID_3 ((uint32_t)0x00080000) /*!< Bit 3 */ |
||
| 3264 | #define DBGMCU_IDCODE_REV_ID_4 ((uint32_t)0x00100000) /*!< Bit 4 */ |
||
| 3265 | #define DBGMCU_IDCODE_REV_ID_5 ((uint32_t)0x00200000) /*!< Bit 5 */ |
||
| 3266 | #define DBGMCU_IDCODE_REV_ID_6 ((uint32_t)0x00400000) /*!< Bit 6 */ |
||
| 3267 | #define DBGMCU_IDCODE_REV_ID_7 ((uint32_t)0x00800000) /*!< Bit 7 */ |
||
| 3268 | #define DBGMCU_IDCODE_REV_ID_8 ((uint32_t)0x01000000) /*!< Bit 8 */ |
||
| 3269 | #define DBGMCU_IDCODE_REV_ID_9 ((uint32_t)0x02000000) /*!< Bit 9 */ |
||
| 3270 | #define DBGMCU_IDCODE_REV_ID_10 ((uint32_t)0x04000000) /*!< Bit 10 */ |
||
| 3271 | #define DBGMCU_IDCODE_REV_ID_11 ((uint32_t)0x08000000) /*!< Bit 11 */ |
||
| 3272 | #define DBGMCU_IDCODE_REV_ID_12 ((uint32_t)0x10000000) /*!< Bit 12 */ |
||
| 3273 | #define DBGMCU_IDCODE_REV_ID_13 ((uint32_t)0x20000000) /*!< Bit 13 */ |
||
| 3274 | #define DBGMCU_IDCODE_REV_ID_14 ((uint32_t)0x40000000) /*!< Bit 14 */ |
||
| 3275 | #define DBGMCU_IDCODE_REV_ID_15 ((uint32_t)0x80000000) /*!< Bit 15 */ |
||
| 3276 | |||
| 3277 | /****************** Bit definition for DBGMCU_CR register *******************/ |
||
| 3278 | #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001) /*!< Debug Sleep Mode */ |
||
| 3279 | #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002) /*!< Debug Stop Mode */ |
||
| 3280 | #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004) /*!< Debug Standby mode */ |
||
| 3281 | #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020) /*!< Trace Pin Assignment Control */ |
||
| 3282 | |||
| 3283 | #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0) /*!< TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */ |
||
| 3284 | #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040) /*!< Bit 0 */ |
||
| 3285 | #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080) /*!< Bit 1 */ |
||
| 3286 | |||
| 3287 | #define DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100) /*!< Debug Independent Watchdog stopped when Core is halted */ |
||
| 3288 | #define DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200) /*!< Debug Window Watchdog stopped when Core is halted */ |
||
| 3289 | #define DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800) /*!< TIM2 counter stopped when core is halted */ |
||
| 3290 | #define DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000) /*!< TIM3 counter stopped when core is halted */ |
||
| 3291 | #define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000) /*!< SMBUS timeout mode stopped when Core is halted */ |
||
| 3292 | |||
| 3293 | /******************************************************************************/ |
||
| 3294 | /* */ |
||
| 3295 | /* FLASH and Option Bytes Registers */ |
||
| 3296 | /* */ |
||
| 3297 | /******************************************************************************/ |
||
| 3298 | /******************* Bit definition for FLASH_ACR register ******************/ |
||
| 3299 | #define FLASH_ACR_LATENCY ((uint32_t)0x00000007) /*!< LATENCY[2:0] bits (Latency) */ |
||
| 3300 | #define FLASH_ACR_LATENCY_0 ((uint32_t)0x00000001) /*!< Bit 0 */ |
||
| 3301 | #define FLASH_ACR_LATENCY_1 ((uint32_t)0x00000002) /*!< Bit 1 */ |
||
| 3302 | #define FLASH_ACR_LATENCY_2 ((uint32_t)0x00000004) /*!< Bit 2 */ |
||
| 3303 | |||
| 3304 | #define FLASH_ACR_HLFCYA ((uint32_t)0x00000008) /*!< Flash Half Cycle Access Enable */ |
||
| 3305 | #define FLASH_ACR_PRFTBE ((uint32_t)0x00000010) /*!< Prefetch Buffer Enable */ |
||
| 3306 | #define FLASH_ACR_PRFTBS ((uint32_t)0x00000020) /*!< Prefetch Buffer Status */ |
||
| 3307 | |||
| 3308 | /****************** Bit definition for FLASH_KEYR register ******************/ |
||
| 3309 | #define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!< FPEC Key */ |
||
| 3310 | |||
| 3311 | #define RDP_KEY ((uint32_t)0x000000A5) /*!< RDP Key */ |
||
| 3312 | #define FLASH_KEY1 ((uint32_t)0x45670123) /*!< FPEC Key1 */ |
||
| 3313 | #define FLASH_KEY2 ((uint32_t)0xCDEF89AB) /*!< FPEC Key2 */ |
||
| 3314 | |||
| 3315 | /***************** Bit definition for FLASH_OPTKEYR register ****************/ |
||
| 3316 | #define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!< Option Byte Key */ |
||
| 3317 | |||
| 3318 | #define FLASH_OPTKEY1 FLASH_KEY1 /*!< Option Byte Key1 */ |
||
| 3319 | #define FLASH_OPTKEY2 FLASH_KEY2 /*!< Option Byte Key2 */ |
||
| 3320 | |||
| 3321 | /****************** Bit definition for FLASH_SR register ********************/ |
||
| 3322 | #define FLASH_SR_BSY ((uint32_t)0x00000001) /*!< Busy */ |
||
| 3323 | #define FLASH_SR_PGERR ((uint32_t)0x00000004) /*!< Programming Error */ |
||
| 3324 | #define FLASH_SR_WRPRTERR ((uint32_t)0x00000010) /*!< Write Protection Error */ |
||
| 3325 | #define FLASH_SR_EOP ((uint32_t)0x00000020) /*!< End of operation */ |
||
| 3326 | |||
| 3327 | /******************* Bit definition for FLASH_CR register *******************/ |
||
| 3328 | #define FLASH_CR_PG ((uint32_t)0x00000001) /*!< Programming */ |
||
| 3329 | #define FLASH_CR_PER ((uint32_t)0x00000002) /*!< Page Erase */ |
||
| 3330 | #define FLASH_CR_MER ((uint32_t)0x00000004) /*!< Mass Erase */ |
||
| 3331 | #define FLASH_CR_OPTPG ((uint32_t)0x00000010) /*!< Option Byte Programming */ |
||
| 3332 | #define FLASH_CR_OPTER ((uint32_t)0x00000020) /*!< Option Byte Erase */ |
||
| 3333 | #define FLASH_CR_STRT ((uint32_t)0x00000040) /*!< Start */ |
||
| 3334 | #define FLASH_CR_LOCK ((uint32_t)0x00000080) /*!< Lock */ |
||
| 3335 | #define FLASH_CR_OPTWRE ((uint32_t)0x00000200) /*!< Option Bytes Write Enable */ |
||
| 3336 | #define FLASH_CR_ERRIE ((uint32_t)0x00000400) /*!< Error Interrupt Enable */ |
||
| 3337 | #define FLASH_CR_EOPIE ((uint32_t)0x00001000) /*!< End of operation interrupt enable */ |
||
| 3338 | |||
| 3339 | /******************* Bit definition for FLASH_AR register *******************/ |
||
| 3340 | #define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!< Flash Address */ |
||
| 3341 | |||
| 3342 | /****************** Bit definition for FLASH_OBR register *******************/ |
||
| 3343 | #define FLASH_OBR_OPTERR ((uint32_t)0x00000001) /*!< Option Byte Error */ |
||
| 3344 | #define FLASH_OBR_RDPRT ((uint32_t)0x00000002) /*!< Read protection */ |
||
| 3345 | |||
| 3346 | #define FLASH_OBR_IWDG_SW ((uint32_t)0x00000004) /*!< IWDG SW */ |
||
| 3347 | #define FLASH_OBR_nRST_STOP ((uint32_t)0x00000008) /*!< nRST_STOP */ |
||
| 3348 | #define FLASH_OBR_nRST_STDBY ((uint32_t)0x00000010) /*!< nRST_STDBY */ |
||
| 3349 | #define FLASH_OBR_USER ((uint32_t)0x0000001C) /*!< User Option Bytes */ |
||
| 3350 | |||
| 3351 | /****************** Bit definition for FLASH_WRPR register ******************/ |
||
| 3352 | #define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!< Write Protect */ |
||
| 3353 | |||
| 3354 | /*----------------------------------------------------------------------------*/ |
||
| 3355 | |||
| 3356 | /****************** Bit definition for FLASH_RDP register *******************/ |
||
| 3357 | #define FLASH_RDP_RDP ((uint32_t)0x000000FF) /*!< Read protection option byte */ |
||
| 3358 | #define FLASH_RDP_nRDP ((uint32_t)0x0000FF00) /*!< Read protection complemented option byte */ |
||
| 3359 | |||
| 3360 | /****************** Bit definition for FLASH_USER register ******************/ |
||
| 3361 | #define FLASH_USER_USER ((uint32_t)0x00FF0000) /*!< User option byte */ |
||
| 3362 | #define FLASH_USER_nUSER ((uint32_t)0xFF000000) /*!< User complemented option byte */ |
||
| 3363 | |||
| 3364 | /****************** Bit definition for FLASH_Data0 register *****************/ |
||
| 3365 | #define FLASH_DATA0_DATA0 ((uint32_t)0x000000FF) /*!< User data storage option byte */ |
||
| 3366 | #define FLASH_DATA0_nDATA0 ((uint32_t)0x0000FF00) /*!< User data storage complemented option byte */ |
||
| 3367 | |||
| 3368 | /****************** Bit definition for FLASH_Data1 register *****************/ |
||
| 3369 | #define FLASH_DATA1_DATA1 ((uint32_t)0x00FF0000) /*!< User data storage option byte */ |
||
| 3370 | #define FLASH_DATA1_nDATA1 ((uint32_t)0xFF000000) /*!< User data storage complemented option byte */ |
||
| 3371 | |||
| 3372 | /****************** Bit definition for FLASH_WRP0 register ******************/ |
||
| 3373 | #define FLASH_WRP0_WRP0 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */ |
||
| 3374 | #define FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */ |
||
| 3375 | |||
| 3376 | |||
| 3377 | |||
| 3378 | /** |
||
| 3379 | * @} |
||
| 3380 | */ |
||
| 3381 | |||
| 3382 | /** |
||
| 3383 | * @} |
||
| 3384 | */ |
||
| 3385 | |||
| 3386 | /** @addtogroup Exported_macro |
||
| 3387 | * @{ |
||
| 3388 | */ |
||
| 3389 | |||
| 3390 | /****************************** ADC Instances *********************************/ |
||
| 3391 | #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1)) |
||
| 3392 | |||
| 3393 | #define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) |
||
| 3394 | |||
| 3395 | /****************************** CRC Instances *********************************/ |
||
| 3396 | #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) |
||
| 3397 | |||
| 3398 | /****************************** DAC Instances *********************************/ |
||
| 3399 | |||
| 3400 | /****************************** DMA Instances *********************************/ |
||
| 3401 | #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \ |
||
| 3402 | ((INSTANCE) == DMA1_Channel2) || \ |
||
| 3403 | ((INSTANCE) == DMA1_Channel3) || \ |
||
| 3404 | ((INSTANCE) == DMA1_Channel4) || \ |
||
| 3405 | ((INSTANCE) == DMA1_Channel5) || \ |
||
| 3406 | ((INSTANCE) == DMA1_Channel6) || \ |
||
| 3407 | ((INSTANCE) == DMA1_Channel7)) |
||
| 3408 | |||
| 3409 | /******************************* GPIO Instances *******************************/ |
||
| 3410 | #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ |
||
| 3411 | ((INSTANCE) == GPIOB) || \ |
||
| 3412 | ((INSTANCE) == GPIOC) || \ |
||
| 3413 | ((INSTANCE) == GPIOD)) |
||
| 3414 | |||
| 3415 | /**************************** GPIO Alternate Function Instances ***************/ |
||
| 3416 | #define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE) |
||
| 3417 | |||
| 3418 | /**************************** GPIO Lock Instances *****************************/ |
||
| 3419 | #define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE) |
||
| 3420 | |||
| 3421 | /******************************** I2C Instances *******************************/ |
||
| 3422 | #define IS_I2C_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1) |
||
| 3423 | |||
| 3424 | /****************************** IWDG Instances ********************************/ |
||
| 3425 | #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) |
||
| 3426 | |||
| 3427 | /******************************** SPI Instances *******************************/ |
||
| 3428 | #define IS_SPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI1) |
||
| 3429 | |||
| 3430 | /****************************** START TIM Instances ***************************/ |
||
| 3431 | /****************************** TIM Instances *********************************/ |
||
| 3432 | #define IS_TIM_INSTANCE(INSTANCE)\ |
||
| 3433 | (((INSTANCE) == TIM2) || \ |
||
| 3434 | ((INSTANCE) == TIM3)) |
||
| 3435 | |||
| 3436 | #define IS_TIM_CC1_INSTANCE(INSTANCE)\ |
||
| 3437 | (((INSTANCE) == TIM2) || \ |
||
| 3438 | ((INSTANCE) == TIM3)) |
||
| 3439 | |||
| 3440 | #define IS_TIM_CC2_INSTANCE(INSTANCE)\ |
||
| 3441 | (((INSTANCE) == TIM2) || \ |
||
| 3442 | ((INSTANCE) == TIM3)) |
||
| 3443 | |||
| 3444 | #define IS_TIM_CC3_INSTANCE(INSTANCE)\ |
||
| 3445 | (((INSTANCE) == TIM2) || \ |
||
| 3446 | ((INSTANCE) == TIM3)) |
||
| 3447 | |||
| 3448 | #define IS_TIM_CC4_INSTANCE(INSTANCE)\ |
||
| 3449 | (((INSTANCE) == TIM2) || \ |
||
| 3450 | ((INSTANCE) == TIM3)) |
||
| 3451 | |||
| 3452 | #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\ |
||
| 3453 | (((INSTANCE) == TIM2) || \ |
||
| 3454 | ((INSTANCE) == TIM3)) |
||
| 3455 | |||
| 3456 | #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\ |
||
| 3457 | (((INSTANCE) == TIM2) || \ |
||
| 3458 | ((INSTANCE) == TIM3)) |
||
| 3459 | |||
| 3460 | #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\ |
||
| 3461 | (((INSTANCE) == TIM2) || \ |
||
| 3462 | ((INSTANCE) == TIM3)) |
||
| 3463 | |||
| 3464 | #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\ |
||
| 3465 | (((INSTANCE) == TIM2) || \ |
||
| 3466 | ((INSTANCE) == TIM3)) |
||
| 3467 | |||
| 3468 | #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\ |
||
| 3469 | (((INSTANCE) == TIM2) || \ |
||
| 3470 | ((INSTANCE) == TIM3)) |
||
| 3471 | |||
| 3472 | #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\ |
||
| 3473 | (((INSTANCE) == TIM2) || \ |
||
| 3474 | ((INSTANCE) == TIM3)) |
||
| 3475 | |||
| 3476 | #define IS_TIM_XOR_INSTANCE(INSTANCE)\ |
||
| 3477 | (((INSTANCE) == TIM2) || \ |
||
| 3478 | ((INSTANCE) == TIM3)) |
||
| 3479 | |||
| 3480 | #define IS_TIM_MASTER_INSTANCE(INSTANCE)\ |
||
| 3481 | (((INSTANCE) == TIM2) || \ |
||
| 3482 | ((INSTANCE) == TIM3)) |
||
| 3483 | |||
| 3484 | #define IS_TIM_SLAVE_INSTANCE(INSTANCE)\ |
||
| 3485 | (((INSTANCE) == TIM2) || \ |
||
| 3486 | ((INSTANCE) == TIM3)) |
||
| 3487 | |||
| 3488 | #define IS_TIM_DMABURST_INSTANCE(INSTANCE)\ |
||
| 3489 | (((INSTANCE) == TIM2) || \ |
||
| 3490 | ((INSTANCE) == TIM3)) |
||
| 3491 | |||
| 3492 | #define IS_TIM_BREAK_INSTANCE(INSTANCE) (0) |
||
| 3493 | |||
| 3494 | #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ |
||
| 3495 | ((((INSTANCE) == TIM2) && \ |
||
| 3496 | (((CHANNEL) == TIM_CHANNEL_1) || \ |
||
| 3497 | ((CHANNEL) == TIM_CHANNEL_2) || \ |
||
| 3498 | ((CHANNEL) == TIM_CHANNEL_3) || \ |
||
| 3499 | ((CHANNEL) == TIM_CHANNEL_4))) \ |
||
| 3500 | || \ |
||
| 3501 | (((INSTANCE) == TIM3) && \ |
||
| 3502 | (((CHANNEL) == TIM_CHANNEL_1) || \ |
||
| 3503 | ((CHANNEL) == TIM_CHANNEL_2) || \ |
||
| 3504 | ((CHANNEL) == TIM_CHANNEL_3) || \ |
||
| 3505 | ((CHANNEL) == TIM_CHANNEL_4)))) |
||
| 3506 | |||
| 3507 | #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) (0) |
||
| 3508 | |||
| 3509 | #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\ |
||
| 3510 | (((INSTANCE) == TIM2) || \ |
||
| 3511 | ((INSTANCE) == TIM3)) |
||
| 3512 | |||
| 3513 | #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (0) |
||
| 3514 | |||
| 3515 | #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\ |
||
| 3516 | (((INSTANCE) == TIM2) || \ |
||
| 3517 | ((INSTANCE) == TIM3)) |
||
| 3518 | |||
| 3519 | #define IS_TIM_DMA_INSTANCE(INSTANCE)\ |
||
| 3520 | (((INSTANCE) == TIM2) || \ |
||
| 3521 | ((INSTANCE) == TIM3)) |
||
| 3522 | |||
| 3523 | #define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\ |
||
| 3524 | (((INSTANCE) == TIM2) || \ |
||
| 3525 | ((INSTANCE) == TIM3)) |
||
| 3526 | |||
| 3527 | #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (0) |
||
| 3528 | |||
| 3529 | /****************************** END TIM Instances *****************************/ |
||
| 3530 | |||
| 3531 | |||
| 3532 | /******************** USART Instances : Synchronous mode **********************/ |
||
| 3533 | #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3534 | ((INSTANCE) == USART2)) |
||
| 3535 | |||
| 3536 | /******************** UART Instances : Asynchronous mode **********************/ |
||
| 3537 | #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3538 | ((INSTANCE) == USART2) ) |
||
| 3539 | |||
| 3540 | /******************** UART Instances : Half-Duplex mode **********************/ |
||
| 3541 | #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3542 | ((INSTANCE) == USART2) ) |
||
| 3543 | |||
| 3544 | /******************** UART Instances : LIN mode **********************/ |
||
| 3545 | #define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3546 | ((INSTANCE) == USART2) ) |
||
| 3547 | |||
| 3548 | /****************** UART Instances : Hardware Flow control ********************/ |
||
| 3549 | #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3550 | ((INSTANCE) == USART2) ) |
||
| 3551 | |||
| 3552 | /********************* UART Instances : Smard card mode ***********************/ |
||
| 3553 | #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3554 | ((INSTANCE) == USART2) ) |
||
| 3555 | |||
| 3556 | /*********************** UART Instances : IRDA mode ***************************/ |
||
| 3557 | #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3558 | ((INSTANCE) == USART2) ) |
||
| 3559 | |||
| 3560 | /***************** UART Instances : Multi-Processor mode **********************/ |
||
| 3561 | #define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3562 | ((INSTANCE) == USART2) ) |
||
| 3563 | |||
| 3564 | /***************** UART Instances : DMA mode available **********************/ |
||
| 3565 | #define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ |
||
| 3566 | ((INSTANCE) == USART2) ) |
||
| 3567 | |||
| 3568 | /****************************** RTC Instances *********************************/ |
||
| 3569 | #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) |
||
| 3570 | |||
| 3571 | /**************************** WWDG Instances *****************************/ |
||
| 3572 | #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) |
||
| 3573 | |||
| 3574 | |||
| 3575 | |||
| 3576 | |||
| 3577 | |||
| 3578 | /** |
||
| 3579 | * @} |
||
| 3580 | */ |
||
| 3581 | /******************************************************************************/ |
||
| 3582 | /* For a painless codes migration between the STM32F1xx device product */ |
||
| 3583 | /* lines, the aliases defined below are put in place to overcome the */ |
||
| 3584 | /* differences in the interrupt handlers and IRQn definitions. */ |
||
| 3585 | /* No need to update developed interrupt code when moving across */ |
||
| 3586 | /* product lines within the same STM32F1 Family */ |
||
| 3587 | /******************************************************************************/ |
||
| 3588 | |||
| 3589 | /* Aliases for __IRQn */ |
||
| 3590 | #define ADC1_2_IRQn ADC1_IRQn |
||
| 3591 | |||
| 3592 | |||
| 3593 | /* Aliases for __IRQHandler */ |
||
| 3594 | #define ADC1_2_IRQHandler ADC1_IRQHandler |
||
| 3595 | |||
| 3596 | |||
| 3597 | /** |
||
| 3598 | * @} |
||
| 3599 | */ |
||
| 3600 | |||
| 3601 | /** |
||
| 3602 | * @} |
||
| 3603 | */ |
||
| 3604 | |||
| 3605 | |||
| 3606 | #ifdef __cplusplus |
||
| 3607 | } |
||
| 3608 | #endif /* __cplusplus */ |
||
| 3609 | |||
| 3610 | #endif /* __STM32F101x6_H */ |
||
| 3611 | |||
| 3612 | |||
| 3613 | |||
| 3614 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |