WebSVN – ScreenTimer – Blame – /trunk/Drivers/CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f048xx.s

Rev	Author	Line No.	Line
2	mjames	1	;*******************************************************************************
		2	; File Name : startup_stm32f048xx.s*
		3	; Author : MCD Application Team*
		4	; Description : STM32F048xx devices vector table for MDK-ARM toolchain.*
		5	; This module performs:*
		6	; - Set the initial SP*
		7	; - Set the initial PC == Reset_Handler*
		8	; - Set the vector table entries with the exceptions ISR address*
		9	; - Branches to __main in the C library (which eventually*
		10	; calls main()).*
		11	; After Reset the CortexM0 processor is in Thread mode,*
		12	; priority is Privileged, and the Stack is set to Main.*
		13	;********************************************************************************
		14	; @attention*
		15	;*
		16	; Copyright (c) 2016 STMicroelectronics.*
		17	; All rights reserved.*
		18	;*
		19	; This software component is licensed by ST under BSD 3-Clause license,*
		20	; the "License"; You may not use this file except in compliance with the*
		21	; License. You may obtain a copy of the License at:*
		22	; opensource.org/licenses/BSD-3-Clause*
		23	;*
		24	;*******************************************************************************
		25	; <<< Use Configuration Wizard in Context Menu >>>*
		26	;
		27
		28	; Amount of memory (in bytes) allocated for Stack
		29	; Tailor this value to your application needs
		30	; <h> Stack Configuration
		31	; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
		32	; </h>
		33
		34	Stack_Size EQU 0x00000400
		35
		36	AREA STACK, NOINIT, READWRITE, ALIGN=3
		37	Stack_Mem SPACE Stack_Size
		38	__initial_sp
		39
		40
		41	; <h> Heap Configuration
		42	; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
		43	; </h>
		44
		45	Heap_Size EQU 0x00000200
		46
		47	AREA HEAP, NOINIT, READWRITE, ALIGN=3
		48	__heap_base
		49	Heap_Mem SPACE Heap_Size
		50	__heap_limit
		51
		52	PRESERVE8
		53	THUMB
		54
		55
		56	; Vector Table Mapped to Address 0 at Reset
		57	AREA RESET, DATA, READONLY
		58	EXPORT __Vectors
		59	EXPORT __Vectors_End
		60	EXPORT __Vectors_Size
		61
		62	__Vectors DCD __initial_sp ; Top of Stack
		63	DCD Reset_Handler ; Reset Handler
		64	DCD NMI_Handler ; NMI Handler
		65	DCD HardFault_Handler ; Hard Fault Handler
		66	DCD 0 ; Reserved
		67	DCD 0 ; Reserved
		68	DCD 0 ; Reserved
		69	DCD 0 ; Reserved
		70	DCD 0 ; Reserved
		71	DCD 0 ; Reserved
		72	DCD 0 ; Reserved
		73	DCD SVC_Handler ; SVCall Handler
		74	DCD 0 ; Reserved
		75	DCD 0 ; Reserved
		76	DCD PendSV_Handler ; PendSV Handler
		77	DCD SysTick_Handler ; SysTick Handler
		78
		79	; External Interrupts
		80	DCD WWDG_IRQHandler ; Window Watchdog
		81	DCD VDDIO2_IRQHandler ; VDDIO2 Monitor through EXTI Line 31
		82	DCD RTC_IRQHandler ; RTC through EXTI Line
		83	DCD FLASH_IRQHandler ; FLASH
		84	DCD RCC_CRS_IRQHandler ; RCC and CRS
		85	DCD EXTI0_1_IRQHandler ; EXTI Line 0 and 1
		86	DCD EXTI2_3_IRQHandler ; EXTI Line 2 and 3
		87	DCD EXTI4_15_IRQHandler ; EXTI Line 4 to 15
		88	DCD TSC_IRQHandler ; TS
		89	DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
		90	DCD DMA1_Channel2_3_IRQHandler ; DMA1 Channel 2 and Channel 3
		91	DCD DMA1_Channel4_5_IRQHandler ; DMA1 Channel 4 and Channel 5
		92	DCD ADC1_IRQHandler ; ADC1
		93	DCD TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
		94	DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
		95	DCD TIM2_IRQHandler ; TIM2
		96	DCD TIM3_IRQHandler ; TIM3
		97	DCD 0 ; Reserved
		98	DCD 0 ; Reserved
		99	DCD TIM14_IRQHandler ; TIM14
		100	DCD 0 ; Reserved
		101	DCD TIM16_IRQHandler ; TIM16
		102	DCD TIM17_IRQHandler ; TIM17
		103	DCD I2C1_IRQHandler ; I2C1
		104	DCD 0 ; Reserved
		105	DCD SPI1_IRQHandler ; SPI1
		106	DCD SPI2_IRQHandler ; SPI2
		107	DCD USART1_IRQHandler ; USART1
		108	DCD USART2_IRQHandler ; USART2
		109	DCD 0 ; Reserved
		110	DCD CEC_CAN_IRQHandler ; CEC and CAN
		111	DCD USB_IRQHandler ; USB
		112
		113	__Vectors_End
		114
		115	__Vectors_Size EQU __Vectors_End - __Vectors
		116
		117	AREA \|.text\|, CODE, READONLY
		118
		119	; Reset handler routine
		120	Reset_Handler PROC
		121	EXPORT Reset_Handler [WEAK]
		122	IMPORT __main
		123	IMPORT SystemInit
		124	LDR R0, =SystemInit
		125	BLX R0
		126	LDR R0, =__main
		127	BX R0
		128	ENDP
		129
		130	; Dummy Exception Handlers (infinite loops which can be modified)
		131
		132	NMI_Handler PROC
		133	EXPORT NMI_Handler [WEAK]
		134	B .
		135	ENDP
		136	HardFault_Handler\
		137	PROC
		138	EXPORT HardFault_Handler [WEAK]
		139	B .
		140	ENDP
		141	SVC_Handler PROC
		142	EXPORT SVC_Handler [WEAK]
		143	B .
		144	ENDP
		145	PendSV_Handler PROC
		146	EXPORT PendSV_Handler [WEAK]
		147	B .
		148	ENDP
		149	SysTick_Handler PROC
		150	EXPORT SysTick_Handler [WEAK]
		151	B .
		152	ENDP
		153
		154	Default_Handler PROC
		155
		156	EXPORT WWDG_IRQHandler [WEAK]
		157	EXPORT VDDIO2_IRQHandler [WEAK]
		158	EXPORT RTC_IRQHandler [WEAK]
		159	EXPORT FLASH_IRQHandler [WEAK]
		160	EXPORT RCC_CRS_IRQHandler [WEAK]
		161	EXPORT EXTI0_1_IRQHandler [WEAK]
		162	EXPORT EXTI2_3_IRQHandler [WEAK]
		163	EXPORT EXTI4_15_IRQHandler [WEAK]
		164	EXPORT TSC_IRQHandler [WEAK]
		165	EXPORT DMA1_Channel1_IRQHandler [WEAK]
		166	EXPORT DMA1_Channel2_3_IRQHandler [WEAK]
		167	EXPORT DMA1_Channel4_5_IRQHandler [WEAK]
		168	EXPORT ADC1_IRQHandler [WEAK]
		169	EXPORT TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
		170	EXPORT TIM1_CC_IRQHandler [WEAK]
		171	EXPORT TIM2_IRQHandler [WEAK]
		172	EXPORT TIM3_IRQHandler [WEAK]
		173	EXPORT TIM14_IRQHandler [WEAK]
		174	EXPORT TIM16_IRQHandler [WEAK]
		175	EXPORT TIM17_IRQHandler [WEAK]
		176	EXPORT I2C1_IRQHandler [WEAK]
		177	EXPORT SPI1_IRQHandler [WEAK]
		178	EXPORT SPI2_IRQHandler [WEAK]
		179	EXPORT USART1_IRQHandler [WEAK]
		180	EXPORT USART2_IRQHandler [WEAK]
		181	EXPORT CEC_CAN_IRQHandler [WEAK]
		182	EXPORT USB_IRQHandler [WEAK]
		183
		184
		185	WWDG_IRQHandler
		186	VDDIO2_IRQHandler
		187	RTC_IRQHandler
		188	FLASH_IRQHandler
		189	RCC_CRS_IRQHandler
		190	EXTI0_1_IRQHandler
		191	EXTI2_3_IRQHandler
		192	EXTI4_15_IRQHandler
		193	TSC_IRQHandler
		194	DMA1_Channel1_IRQHandler
		195	DMA1_Channel2_3_IRQHandler
		196	DMA1_Channel4_5_IRQHandler
		197	ADC1_IRQHandler
		198	TIM1_BRK_UP_TRG_COM_IRQHandler
		199	TIM1_CC_IRQHandler
		200	TIM2_IRQHandler
		201	TIM3_IRQHandler
		202	TIM14_IRQHandler
		203	TIM16_IRQHandler
		204	TIM17_IRQHandler
		205	I2C1_IRQHandler
		206	SPI1_IRQHandler
		207	SPI2_IRQHandler
		208	USART1_IRQHandler
		209	USART2_IRQHandler
		210	CEC_CAN_IRQHandler
		211	USB_IRQHandler
		212
		213	B .
		214
		215	ENDP
		216
		217	ALIGN
		218
		219	;*******************************************************************************
		220	; User Stack and Heap initialization
		221	;*******************************************************************************
		222	IF :DEF:__MICROLIB
		223
		224	EXPORT __initial_sp
		225	EXPORT __heap_base
		226	EXPORT __heap_limit
		227
		228	ELSE
		229
		230	IMPORT __use_two_region_memory
		231	EXPORT __user_initial_stackheap
		232
		233	__user_initial_stackheap
		234
		235	LDR R0, = Heap_Mem
		236	LDR R1, =(Stack_Mem + Stack_Size)
		237	LDR R2, = (Heap_Mem + Heap_Size)
		238	LDR R3, = Stack_Mem
		239	BX LR
		240
		241	ALIGN
		242
		243	ENDIF
		244
		245	END
		246
		247	;********************** (C) COPYRIGHT STMicroelectronics *END OF FILE***

Subversion Repositories ScreenTimer

(root)/trunk/Drivers/CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f048xx.s – Rev 2